mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-04-02 10:33:53 +00:00
Rename GRAD to GR32_AD, to follow the naming convention of other
classes. And define its SubRegClassList. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@77601 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
513503961d
commit
68a31c2583
lib/Target/X86
@ -9110,7 +9110,7 @@ X86TargetLowering::getRegForInlineAsmConstraint(const std::string &Constraint,
|
||||
// 'A' means EAX + EDX.
|
||||
if (Constraint == "A") {
|
||||
Res.first = X86::EAX;
|
||||
Res.second = X86::GRADRegisterClass;
|
||||
Res.second = X86::GR32_ADRegisterClass;
|
||||
}
|
||||
return Res;
|
||||
}
|
||||
|
@ -674,7 +674,9 @@ def GR64_NOREX_NOSP : RegisterClass<"X86", [i64], 64,
|
||||
}
|
||||
|
||||
// A class to support the 'A' assembler constraint: EAX then EDX.
|
||||
def GRAD : RegisterClass<"X86", [i32], 32, [EAX, EDX]>;
|
||||
def GR32_AD : RegisterClass<"X86", [i32], 32, [EAX, EDX]> {
|
||||
let SubRegClassList = [GR8_ABCD_L, GR8_ABCD_H, GR16_ABCD];
|
||||
}
|
||||
|
||||
// Scalar SSE2 floating point registers.
|
||||
def FR32 : RegisterClass<"X86", [f32], 32,
|
||||
|
Loading…
x
Reference in New Issue
Block a user