6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-06-27 02:29:52 +00:00
Code Issues Projects Releases Wiki Activity

Mips16 does not use register scavenger from TargetRegisterInfo. It allocates

Browse Source 
a RegScavenger object on it's own.
 


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@182430 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Reed Kotler 2013-05-21 22:06:02 +00:00
parent ab7abe0c02
commit 6c1301ba8c
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/Mips/Mips16RegisterInfo.cpp
View File

@ -47,11 +47,11 @@ Mips16RegisterInfo::Mips16RegisterInfo(const MipsSubtarget &ST,
bool Mips16RegisterInfo::requiresRegisterScavenging
(const MachineFunction &MF) const {
return true;
return false;
}
bool Mips16RegisterInfo::requiresFrameIndexScavenging
(const MachineFunction &MF) const {
return true;
return false;
}
bool Mips16RegisterInfo::useFPForScavengingIndex