6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-14 11:32:34 +00:00
Code Issues Projects Releases Wiki Activity

add a new node

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@26958 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-03-22 19:56:46 +00:00
parent a88973f826
commit 762f2ae0c4
1 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
include/llvm/CodeGen/SelectionDAGNodes.h
View File

@ -176,6 +176,18 @@ namespace ISD {
/// of the element size of VEC1/VEC2, not in terms of bytes.
VECTOR_SHUFFLE,
/// X = VBIT_CONVERT(Y) and X = VBIT_CONVERT(Y, COUNT,TYPE) - This node
/// represents a conversion from or to an ISD::Vector type.
///
/// This is lowered to a BIT_CONVERT of the appropriate input/output types.
/// The input and output are required to have the same size and at least one
/// is required to be a vector.
///
/// If the source is a vector, this takes three operands (like any other
/// vector consumer) which indicate the size and type of the vector input.
/// Otherwise it takes one input.
VBIT_CONVERT,
/// BINOP(LHS, RHS, COUNT,TYPE)
/// Simple abstract vector operators. Unlike the integer and floating point
/// binary operators, these nodes also take two additional operands: