mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-17 05:29:24 +00:00
Use a combination of copyRegToReg and ISD::BIT_CONVERT when doing fast isel of bitcasts,
allowing it to support the full range of conversions people might ask for in a correct manner. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55378 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
a317767f0e
commit
77a218765a
@ -251,19 +251,30 @@ FastISel::SelectInstructions(BasicBlock::iterator Begin,
|
||||
// Unhandled type. Halt "fast" selection and bail.
|
||||
return I;
|
||||
|
||||
// Otherwise, insert a register-to-register copy.
|
||||
TargetRegisterClass* SrcClass = TLI.getRegClassFor(SrcVT);
|
||||
TargetRegisterClass* DstClass = TLI.getRegClassFor(DstVT);
|
||||
unsigned Op0 = ValueMap[I->getOperand(0)];
|
||||
unsigned ResultReg = createResultReg(DstClass);
|
||||
|
||||
if (Op0 == 0)
|
||||
// Unhandled operand. Halt "fast" selection and bail.
|
||||
return false;
|
||||
|
||||
bool InsertedCopy = TII.copyRegToReg(*MBB, MBB->end(), ResultReg,
|
||||
Op0, DstClass, SrcClass);
|
||||
if (!InsertedCopy)
|
||||
// First, try to perform the bitcast by inserting a reg-reg copy.
|
||||
unsigned ResultReg = 0;
|
||||
if (SrcVT.getSimpleVT() == DstVT.getSimpleVT()) {
|
||||
TargetRegisterClass* SrcClass = TLI.getRegClassFor(SrcVT);
|
||||
TargetRegisterClass* DstClass = TLI.getRegClassFor(DstVT);
|
||||
ResultReg = createResultReg(DstClass);
|
||||
|
||||
bool InsertedCopy = TII.copyRegToReg(*MBB, MBB->end(), ResultReg,
|
||||
Op0, DstClass, SrcClass);
|
||||
if (!InsertedCopy)
|
||||
ResultReg = 0;
|
||||
}
|
||||
|
||||
// If the reg-reg copy failed, select a BIT_CONVERT opcode.
|
||||
if (!ResultReg)
|
||||
ResultReg = FastEmit_r(SrcVT.getSimpleVT(), DstVT.getSimpleVT(),
|
||||
ISD::BIT_CONVERT, Op0);
|
||||
|
||||
if (!ResultReg)
|
||||
return I;
|
||||
|
||||
ValueMap[I] = ResultReg;
|
||||
|
Loading…
Reference in New Issue
Block a user