6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-17 21:29:20 +00:00
Code Issues Projects Releases Wiki Activity

Add handle to TargetMachine object in all Machine...Info classes.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@1197 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Vikram S. Adve 2001-11-08 05:15:08 +00:00
parent 3e95814685
commit 7a2f1e7c5d
2 changed files with 8 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/TargetMachine.cpp
View File

@ -49,10 +49,12 @@ TargetMachine::findOptimalStorageSize(const Type* ty) const
/*ctor*/
MachineInstrInfo::MachineInstrInfo(const MachineInstrDescriptor* _desc,
MachineInstrInfo::MachineInstrInfo(const TargetMachine& tgt,
const MachineInstrDescriptor* _desc,
unsigned int _descSize,
unsigned int _numRealOpCodes)
: desc(_desc), descSize(_descSize), numRealOpCodes(_numRealOpCodes)
: target(tgt),
desc(_desc), descSize(_descSize), numRealOpCodes(_numRealOpCodes)
{
// FIXME: TargetInstrDescriptors should not be global
assert(TargetInstrDescriptors == NULL && desc != NULL);

7
lib/Target/TargetSchedInfo.cpp
View File

@ -78,14 +78,15 @@ ComputeMinGap(const InstrRUsage &fromRU,
// Interface to machine description for instruction scheduling
//---------------------------------------------------------------------------
MachineSchedInfo::MachineSchedInfo(int NumSchedClasses,
const MachineInstrInfo* Mii,
MachineSchedInfo::MachineSchedInfo(const TargetMachine& tgt,
int NumSchedClasses,
const InstrClassRUsage* ClassRUsages,
const InstrRUsageDelta* UsageDeltas,
const InstrIssueDelta* IssueDeltas,
unsigned int NumUsageDeltas,
unsigned int NumIssueDeltas)
: numSchedClasses(NumSchedClasses), mii(Mii),
: target(tgt),
numSchedClasses(NumSchedClasses), mii(& tgt.getInstrInfo()),
classRUsages(ClassRUsages), usageDeltas(UsageDeltas),
issueDeltas(IssueDeltas), numUsageDeltas(NumUsageDeltas),
numIssueDeltas(NumIssueDeltas)