mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-17 21:29:20 +00:00
Combine 2 entries
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@26921 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
50a6d8c835
commit
7ab54047e7
@ -485,6 +485,12 @@ This will be solved when we go to a dynamic programming based isel.
|
||||
|
||||
//===---------------------------------------------------------------------===//
|
||||
|
||||
Should generate min/max for stuff like:
|
||||
|
||||
void minf(float a, float b, float *X) {
|
||||
*X = a <= b ? a : b;
|
||||
}
|
||||
|
||||
Make use of floating point min / max instructions. Perhaps introduce ISD::FMIN
|
||||
and ISD::FMAX node types?
|
||||
|
||||
@ -636,13 +642,5 @@ lambda, siod, optimizer-eval, ackermann, hash2, nestedloop, strcat, and Treesor.
|
||||
|
||||
//===---------------------------------------------------------------------===//
|
||||
|
||||
Should generate min/max for stuff like:
|
||||
|
||||
void minf(float a, float b, float *X) {
|
||||
*X = a <= b ? a : b;
|
||||
}
|
||||
|
||||
//===---------------------------------------------------------------------===//
|
||||
|
||||
Teach the coallescer to coales vregs of different register classes. e.g. FR32 /
|
||||
FR64 to VR128.
|
||||
|
Loading…
Reference in New Issue
Block a user