6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-09 01:38:03 +00:00
Code Issues Projects Releases Wiki Activity

Reorder some members in MCRegisterClass to remove padding on 64-bit builds.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@151043 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Craig Topper 2012-02-21 07:36:39 +00:00
parent f3e3783012
commit 7d9b20792b
2 changed files with 4 additions and 4 deletions
include/llvm/MC
MCRegisterInfo.h
utils/TableGen
RegisterInfoEmitter.cpp

4
include/llvm/MC/MCRegisterInfo.h

@ -28,14 +28,14 @@ public:
typedef const unsigned* iterator;
typedef const unsigned* const_iterator;
unsigned ID;
const unsigned ID;
const char *Name;
const unsigned RegSize, Alignment; // Size & Alignment of register in bytes
const int CopyCost;
const bool Allocatable;
const iterator RegsBegin;
unsigned RegsSize;
const unsigned char *const RegSet;
const unsigned RegsSize;
const unsigned RegSetSize;
/// getID() - Return the register class ID number.

4
utils/TableGen/RegisterInfoEmitter.cpp

@ -391,8 +391,8 @@ RegisterInfoEmitter::runMCDesc(raw_ostream &OS, CodeGenTarget &Target,
<< RC.SpillAlignment/8 << ", "
<< RC.CopyCost << ", "
<< RC.Allocatable << ", "
<< RC.getName() << ", " << RC.getOrder().size() << ", "
<< RC.getName() << "Bits, sizeof(" << RC.getName() << "Bits) },\n";
<< RC.getName() << ", " << RC.getName() << "Bits, "
<< RC.getOrder().size() << ", sizeof(" << RC.getName() << "Bits) },\n";
}
OS << "};\n\n";