mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-03-04 21:31:03 +00:00
Add MachineInstr::readsVirtualRegister() in preparation for proper handling of
partial redefines. We are going to treat a partial redefine of a virtual register as a read-modify-write: %reg1024:6 = OP Unless the register is fully clobbered: %reg1024:6 = OP, %reg1024<imp-def> MachineInstr::readsVirtualRegister() knows the difference. The first case is a read, the second isn't. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@104149 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
aa6c72ec95
commit
7ebc4d63db
@ -230,10 +230,17 @@ public:
|
||||
/// readsRegister - Return true if the MachineInstr reads the specified
|
||||
/// register. If TargetRegisterInfo is passed, then it also checks if there
|
||||
/// is a read of a super-register.
|
||||
/// This does not count partial redefines of virtual registers as reads:
|
||||
/// %reg1024:6 = OP.
|
||||
bool readsRegister(unsigned Reg, const TargetRegisterInfo *TRI = NULL) const {
|
||||
return findRegisterUseOperandIdx(Reg, false, TRI) != -1;
|
||||
}
|
||||
|
||||
/// readsVirtualRegister - Return true if the MachineInstr reads the specified
|
||||
/// virtual register. Take into account that a partial define is a
|
||||
/// read-modify-write operation.
|
||||
bool readsVirtualRegister(unsigned Reg) const;
|
||||
|
||||
/// killsRegister - Return true if the MachineInstr kills the specified
|
||||
/// register. If TargetRegisterInfo is passed, then it also checks if there is
|
||||
/// a kill of a super-register.
|
||||
|
@ -781,7 +781,30 @@ int MachineInstr::findRegisterUseOperandIdx(unsigned Reg, bool isKill,
|
||||
}
|
||||
return -1;
|
||||
}
|
||||
|
||||
|
||||
/// readsVirtualRegister - Return true if the MachineInstr reads the specified
|
||||
/// virtual register. Take into account that a partial define is a
|
||||
/// read-modify-write operation.
|
||||
bool MachineInstr::readsVirtualRegister(unsigned Reg) const {
|
||||
bool PartDef = false; // Partial redefine
|
||||
bool FullDef = false; // Full define
|
||||
|
||||
for (unsigned i = 0, e = getNumOperands(); i != e; ++i) {
|
||||
const MachineOperand &MO = getOperand(i);
|
||||
if (!MO.isReg() || MO.getReg() != Reg)
|
||||
continue;
|
||||
if (MO.isUse())
|
||||
return true;
|
||||
if (MO.getSubReg())
|
||||
PartDef = true;
|
||||
else
|
||||
FullDef = true;
|
||||
}
|
||||
// A partial register definition causes a read unless the full register is
|
||||
// also defined.
|
||||
return PartDef && !FullDef;
|
||||
}
|
||||
|
||||
/// findRegisterDefOperandIdx() - Returns the operand index that is a def of
|
||||
/// the specified register or -1 if it is not found. If isDead is true, defs
|
||||
/// that are not dead are skipped. If TargetRegisterInfo is non-null, then it
|
||||
|
Loading…
x
Reference in New Issue
Block a user