mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-19 19:29:31 +00:00
Change fp to sint legalization on x86-32 to do 2 x i32
loads instead of 1 x i64 loads. This doesn't change any functionality yet. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@43068 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
2ff75ee9ab
commit
7ef1a4bf04
@ -3952,8 +3952,18 @@ SDOperand X86TargetLowering::LowerFP_TO_SINT(SDOperand Op, SelectionDAG &DAG) {
|
||||
SDOperand Ops[] = { Chain, Value, StackSlot };
|
||||
SDOperand FIST = DAG.getNode(Opc, MVT::Other, Ops, 3);
|
||||
|
||||
// Load the result.
|
||||
return DAG.getLoad(Op.getValueType(), FIST, StackSlot, NULL, 0);
|
||||
// Load the result. If this is an i64 load on an x86-32 host, expand the
|
||||
// load.
|
||||
if (Op.getValueType() != MVT::i64 || Subtarget->is64Bit())
|
||||
return DAG.getLoad(Op.getValueType(), FIST, StackSlot, NULL, 0);
|
||||
|
||||
SDOperand Lo = DAG.getLoad(MVT::i32, FIST, StackSlot, NULL, 0);
|
||||
StackSlot = DAG.getNode(ISD::ADD, StackSlot.getValueType(), StackSlot,
|
||||
DAG.getConstant(StackSlot.getValueType(), 4));
|
||||
SDOperand Hi = DAG.getLoad(MVT::i32, FIST, StackSlot, NULL, 0);
|
||||
|
||||
|
||||
return DAG.getNode(ISD::BUILD_PAIR, MVT::i64, Lo, Hi);
|
||||
}
|
||||
|
||||
SDOperand X86TargetLowering::LowerFABS(SDOperand Op, SelectionDAG &DAG) {
|
||||
|
Loading…
Reference in New Issue
Block a user