mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-06 01:24:35 +00:00
Add support for the PowerPC-specific inline asm Z constraint and y modifier.
The Z constraint specifies an r+r memory address, and the y modifier expands to the "r, r" in the asm string. For this initial implementation, the base register is forced to r0 (which has the special meaning of 0 for r+r addressing on PowerPC) and the full address is taken in the second register. In the future, this should be improved. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@167388 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@ -284,8 +284,22 @@ bool PPCAsmPrinter::PrintAsmMemoryOperand(const MachineInstr *MI, unsigned OpNo,
|
||||
unsigned AsmVariant,
|
||||
const char *ExtraCode,
|
||||
raw_ostream &O) {
|
||||
if (ExtraCode && ExtraCode[0])
|
||||
return true; // Unknown modifier.
|
||||
if (ExtraCode && ExtraCode[0]) {
|
||||
if (ExtraCode[1] != 0) return true; // Unknown modifier.
|
||||
|
||||
switch (ExtraCode[0]) {
|
||||
default: return true; // Unknown modifier.
|
||||
case 'y': // A memory reference for an X-form instruction
|
||||
{
|
||||
const char *RegName = "r0";
|
||||
if (!Subtarget.isDarwin()) RegName = stripRegisterPrefix(RegName);
|
||||
O << RegName << ", ";
|
||||
printOperand(MI, OpNo, O);
|
||||
return false;
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
assert(MI->getOperand(OpNo).isReg());
|
||||
O << "0(";
|
||||
printOperand(MI, OpNo, O);
|
||||
|
Reference in New Issue
Block a user