6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 04:29:21 +00:00
Code Issues Projects Releases Wiki Activity

implement LDRB, LDRSB, LDRH and LDRSH

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@30976 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Rafael Espindola 2006-10-16 17:17:22 +00:00
parent bec2e38a91
commit 82c678b83c
3 changed files with 53 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
lib/Target/ARM/ARMInstrInfo.td
View File

@ -113,6 +113,22 @@ def ldr : InstARM<(ops IntRegs:$dst, memri:$addr),
"ldr $dst, $addr",
[(set IntRegs:$dst, (load iaddr:$addr))]>;
def LDRB : InstARM<(ops IntRegs:$dst, IntRegs:$addr),
"ldrb $dst, $addr",
[(set IntRegs:$dst, (zextloadi8 IntRegs:$addr))]>;
def LDRSB : InstARM<(ops IntRegs:$dst, IntRegs:$addr),
"ldrsb $dst, $addr",
[(set IntRegs:$dst, (sextloadi8 IntRegs:$addr))]>;
def LDRH : InstARM<(ops IntRegs:$dst, IntRegs:$addr),
"ldrh $dst, $addr",
[(set IntRegs:$dst, (zextloadi16 IntRegs:$addr))]>;
def LDRSH : InstARM<(ops IntRegs:$dst, IntRegs:$addr),
"ldrsh $dst, $addr",
[(set IntRegs:$dst, (sextloadi16 IntRegs:$addr))]>;
def str : InstARM<(ops IntRegs:$src, memri:$addr),
"str $src, $addr",
[(store IntRegs:$src, iaddr:$addr)]>;

4
lib/Target/ARM/README.txt
View File

@ -51,3 +51,7 @@ Only needs 8 bytes of stack space. We currently allocate 16.
should try to declare smull and umull as returning two values.
----------------------------------------------------------
Implement addressing modes 2 (ldrb) and 3 (ldrsb)
----------------------------------------------------------

33
test/CodeGen/ARM/load.ll Normal file
View File

@ -0,0 +1,33 @@
; RUN: llvm-as < %s | llc -march=arm &&
; RUN: llvm-as < %s | llc -march=arm | grep ldrsb &&
; RUN: llvm-as < %s | llc -march=arm | grep ldrb &&
; RUN: llvm-as < %s | llc -march=arm | grep ldrsh &&
; RUN: llvm-as < %s | llc -march=arm | grep ldrh
int %f1(sbyte* %p) {
entry:
%tmp = load sbyte* %p ; <sbyte> [#uses=1]
%tmp = cast sbyte %tmp to int ; <int> [#uses=1]
ret int %tmp
}
int %f2(ubyte* %p) {
entry:
%tmp = load ubyte* %p ; <sbyte> [#uses=1]
%tmp = cast ubyte %tmp to int ; <int> [#uses=1]
ret int %tmp
}
int %f3(short* %p) {
entry:
%tmp = load short* %p ; <sbyte> [#uses=1]
%tmp = cast short %tmp to int ; <int> [#uses=1]
ret int %tmp
}
int %f4(ushort* %p) {
entry:
%tmp = load ushort* %p ; <sbyte> [#uses=1]
%tmp = cast ushort %tmp to int ; <int> [#uses=1]
ret int %tmp
}