6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-27 14:24:40 +00:00
Code Issues Projects Releases Wiki Activity

Get rid of the non-writeback versions VLDMDB and VSTMDB, which don't actually exist.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128461 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Owen Anderson
2011-03-29 16:45:53 +00:00
parent 3c288b9787
commit 848b0c39b1
8 changed files with 23 additions and 81 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
lib/Target/ARM/ARMBaseInstrInfo.cpp
View File

@ -1789,9 +1789,7 @@ ARMBaseInstrInfo::getNumMicroOps(const InstrItineraryData *ItinData,
llvm_unreachable("Unexpected multi-uops instruction!"); llvm_unreachable("Unexpected multi-uops instruction!");
break; break;
case ARM::VLDMQIA: case ARM::VLDMQIA:
case ARM::VLDMQDB:
case ARM::VSTMQIA: case ARM::VSTMQIA:
case ARM::VSTMQDB:
return 2; return 2;
// The number of uOps for load / store multiple are determined by the number // The number of uOps for load / store multiple are determined by the number
@ -1805,19 +1803,15 @@ ARMBaseInstrInfo::getNumMicroOps(const InstrItineraryData *ItinData,
// is not 64-bit aligned, then AGU would take an extra cycle. For VFP / NEON // is not 64-bit aligned, then AGU would take an extra cycle. For VFP / NEON
// load / store multiple, the formula is (#reg / 2) + (#reg % 2) + 1. // load / store multiple, the formula is (#reg / 2) + (#reg % 2) + 1.
case ARM::VLDMDIA: case ARM::VLDMDIA:
case ARM::VLDMDDB:
case ARM::VLDMDIA_UPD: case ARM::VLDMDIA_UPD:
case ARM::VLDMDDB_UPD: case ARM::VLDMDDB_UPD:
case ARM::VLDMSIA: case ARM::VLDMSIA:
case ARM::VLDMSDB:
case ARM::VLDMSIA_UPD: case ARM::VLDMSIA_UPD:
case ARM::VLDMSDB_UPD: case ARM::VLDMSDB_UPD:
case ARM::VSTMDIA: case ARM::VSTMDIA:
case ARM::VSTMDDB:
case ARM::VSTMDIA_UPD: case ARM::VSTMDIA_UPD:
case ARM::VSTMDDB_UPD: case ARM::VSTMDDB_UPD:
case ARM::VSTMSIA: case ARM::VSTMSIA:
case ARM::VSTMSDB:
case ARM::VSTMSIA_UPD: case ARM::VSTMSIA_UPD:
case ARM::VSTMSDB_UPD: { case ARM::VSTMSDB_UPD: {
unsigned NumRegs = MI->getNumOperands() - Desc.getNumOperands(); unsigned NumRegs = MI->getNumOperands() - Desc.getNumOperands();
@ -1907,7 +1901,6 @@ ARMBaseInstrInfo::getVLDMDefCycle(const InstrItineraryData *ItinData,
switch (DefTID.getOpcode()) { switch (DefTID.getOpcode()) {
default: break; default: break;
case ARM::VLDMSIA: case ARM::VLDMSIA:
case ARM::VLDMSDB:
case ARM::VLDMSIA_UPD: case ARM::VLDMSIA_UPD:
case ARM::VLDMSDB_UPD: case ARM::VLDMSDB_UPD:
isSLoad = true; isSLoad = true;
@ -1983,7 +1976,6 @@ ARMBaseInstrInfo::getVSTMUseCycle(const InstrItineraryData *ItinData,
switch (UseTID.getOpcode()) { switch (UseTID.getOpcode()) {
default: break; default: break;
case ARM::VSTMSIA: case ARM::VSTMSIA:
case ARM::VSTMSDB:
case ARM::VSTMSIA_UPD: case ARM::VSTMSIA_UPD:
case ARM::VSTMSDB_UPD: case ARM::VSTMSDB_UPD:
isSStore = true; isSStore = true;
@ -2054,11 +2046,9 @@ ARMBaseInstrInfo::getOperandLatency(const InstrItineraryData *ItinData,
break; break;
case ARM::VLDMDIA: case ARM::VLDMDIA:
case ARM::VLDMDDB:
case ARM::VLDMDIA_UPD: case ARM::VLDMDIA_UPD:
case ARM::VLDMDDB_UPD: case ARM::VLDMDDB_UPD:
case ARM::VLDMSIA: case ARM::VLDMSIA:
case ARM::VLDMSDB:
case ARM::VLDMSIA_UPD: case ARM::VLDMSIA_UPD:
case ARM::VLDMSDB_UPD: case ARM::VLDMSDB_UPD:
DefCycle = getVLDMDefCycle(ItinData, DefTID, DefClass, DefIdx, DefAlign); DefCycle = getVLDMDefCycle(ItinData, DefTID, DefClass, DefIdx, DefAlign);
@ -2097,11 +2087,9 @@ ARMBaseInstrInfo::getOperandLatency(const InstrItineraryData *ItinData,
break; break;
case ARM::VSTMDIA: case ARM::VSTMDIA:
case ARM::VSTMDDB:
case ARM::VSTMDIA_UPD: case ARM::VSTMDIA_UPD:
case ARM::VSTMDDB_UPD: case ARM::VSTMDDB_UPD:
case ARM::VSTMSIA: case ARM::VSTMSIA:
case ARM::VSTMSDB:
case ARM::VSTMSIA_UPD: case ARM::VSTMSIA_UPD:
case ARM::VSTMSDB_UPD: case ARM::VSTMSDB_UPD:
UseCycle = getVSTMUseCycle(ItinData, UseTID, UseClass, UseIdx, UseAlign); UseCycle = getVSTMUseCycle(ItinData, UseTID, UseClass, UseIdx, UseAlign);
@ -2312,9 +2300,7 @@ int ARMBaseInstrInfo::getInstrLatency(const InstrItineraryData *ItinData,
default: default:
return ItinData->getStageLatency(get(Opcode).getSchedClass()); return ItinData->getStageLatency(get(Opcode).getSchedClass());
case ARM::VLDMQIA: case ARM::VLDMQIA:
case ARM::VLDMQDB:
case ARM::VSTMQIA: case ARM::VSTMQIA:
case ARM::VSTMQDB:
return 2; return 2;
} }
} }

10
lib/Target/ARM/ARMExpandPseudoInsts.cpp
View File

@ -967,9 +967,8 @@ bool ARMExpandPseudo::ExpandMI(MachineBasicBlock &MBB,
return true; return true;
} }
case ARM::VLDMQIA: case ARM::VLDMQIA: {
case ARM::VLDMQDB: { unsigned NewOpc = ARM::VLDMDIA;
unsigned NewOpc = (Opcode == ARM::VLDMQIA) ? ARM::VLDMDIA : ARM::VLDMDDB;
MachineInstrBuilder MIB = MachineInstrBuilder MIB =
BuildMI(MBB, MBBI, MI.getDebugLoc(), TII->get(NewOpc)); BuildMI(MBB, MBBI, MI.getDebugLoc(), TII->get(NewOpc));
unsigned OpIdx = 0; unsigned OpIdx = 0;
@ -998,9 +997,8 @@ bool ARMExpandPseudo::ExpandMI(MachineBasicBlock &MBB,
return true; return true;
} }
case ARM::VSTMQIA: case ARM::VSTMQIA: {
case ARM::VSTMQDB: { unsigned NewOpc = ARM::VSTMDIA;
unsigned NewOpc = (Opcode == ARM::VSTMQIA) ? ARM::VSTMDIA : ARM::VSTMDDB;
MachineInstrBuilder MIB = MachineInstrBuilder MIB =
BuildMI(MBB, MBBI, MI.getDebugLoc(), TII->get(NewOpc)); BuildMI(MBB, MBBI, MI.getDebugLoc(), TII->get(NewOpc));
unsigned OpIdx = 0; unsigned OpIdx = 0;

8
lib/Target/ARM/ARMInstrNEON.td
View File

@ -146,10 +146,6 @@ def VLDMQIA
: PseudoVFPLdStM<(outs QPR:$dst), (ins GPR:$Rn), : PseudoVFPLdStM<(outs QPR:$dst), (ins GPR:$Rn),
IIC_fpLoad_m, "", IIC_fpLoad_m, "",
[(set QPR:$dst, (v2f64 (load GPR:$Rn)))]>; [(set QPR:$dst, (v2f64 (load GPR:$Rn)))]>;
def VLDMQDB
: PseudoVFPLdStM<(outs QPR:$dst), (ins GPR:$Rn),
IIC_fpLoad_m, "",
[(set QPR:$dst, (v2f64 (load GPR:$Rn)))]>;
// Use VSTM to store a Q register as a D register pair. // Use VSTM to store a Q register as a D register pair.
// This is a pseudo instruction that is expanded to VSTMD after reg alloc. // This is a pseudo instruction that is expanded to VSTMD after reg alloc.
@ -157,10 +153,6 @@ def VSTMQIA
: PseudoVFPLdStM<(outs), (ins QPR:$src, GPR:$Rn), : PseudoVFPLdStM<(outs), (ins QPR:$src, GPR:$Rn),
IIC_fpStore_m, "", IIC_fpStore_m, "",
[(store (v2f64 QPR:$src), GPR:$Rn)]>; [(store (v2f64 QPR:$src), GPR:$Rn)]>;
def VSTMQDB
: PseudoVFPLdStM<(outs), (ins QPR:$src, GPR:$Rn),
IIC_fpStore_m, "",
[(store (v2f64 QPR:$src), GPR:$Rn)]>;
// Classes for VLD* pseudo-instructions with multi-register operands. // Classes for VLD* pseudo-instructions with multi-register operands.
// These are expanded to real instructions after register allocation. // These are expanded to real instructions after register allocation.

20
lib/Target/ARM/ARMInstrVFP.td
View File

@ -101,14 +101,6 @@ multiclass vfp_ldst_mult<string asm, bit L_bit,
let Inst{21} = 1; // Writeback let Inst{21} = 1; // Writeback
let Inst{20} = L_bit; let Inst{20} = L_bit;
} }
def DDB :
AXDI4<(outs), (ins GPR:$Rn, pred:$p, dpr_reglist:$regs, variable_ops),
IndexModeNone, itin,
!strconcat(asm, "db${p}\t$Rn, $regs"), "", []> {
let Inst{24-23} = 0b10; // Decrement Before
let Inst{21} = 0; // No writeback
let Inst{20} = L_bit;
}
def DDB_UPD : def DDB_UPD :
AXDI4<(outs GPR:$wb), (ins GPR:$Rn, pred:$p, dpr_reglist:$regs, variable_ops), AXDI4<(outs GPR:$wb), (ins GPR:$Rn, pred:$p, dpr_reglist:$regs, variable_ops),
IndexModeUpd, itin_upd, IndexModeUpd, itin_upd,
@ -143,18 +135,6 @@ multiclass vfp_ldst_mult<string asm, bit L_bit,
// VFP pipelines. // VFP pipelines.
let D = VFPNeonDomain; let D = VFPNeonDomain;
} }
def SDB :
AXSI4<(outs), (ins GPR:$Rn, pred:$p, spr_reglist:$regs, variable_ops),
IndexModeNone, itin,
!strconcat(asm, "db${p}\t$Rn, $regs"), "", []> {
let Inst{24-23} = 0b10; // Decrement Before
let Inst{21} = 0; // No writeback
let Inst{20} = L_bit;
// Some single precision VFP instructions may be executed on both NEON and
// VFP pipelines.
let D = VFPNeonDomain;
}
def SDB_UPD : def SDB_UPD :
AXSI4<(outs GPR:$wb), (ins GPR:$Rn, pred:$p, spr_reglist:$regs, variable_ops), AXSI4<(outs GPR:$wb), (ins GPR:$Rn, pred:$p, spr_reglist:$regs, variable_ops),
IndexModeUpd, itin_upd, IndexModeUpd, itin_upd,

22
lib/Target/ARM/ARMLoadStoreOptimizer.cpp
View File

@ -79,7 +79,7 @@ namespace {
unsigned Position; unsigned Position;
MachineBasicBlock::iterator MBBI; MachineBasicBlock::iterator MBBI;
bool Merged; bool Merged;
MemOpQueueEntry(int o, unsigned r, bool k, unsigned p, MemOpQueueEntry(int o, unsigned r, bool k, unsigned p,
MachineBasicBlock::iterator i) MachineBasicBlock::iterator i)
: Offset(o), Reg(r), isKill(k), Position(p), MBBI(i), Merged(false) {} : Offset(o), Reg(r), isKill(k), Position(p), MBBI(i), Merged(false) {}
}; };
@ -174,7 +174,7 @@ static int getLoadStoreMultipleOpcode(int Opcode, ARM_AM::AMSubMode Mode) {
switch (Mode) { switch (Mode) {
default: llvm_unreachable("Unhandled submode!"); default: llvm_unreachable("Unhandled submode!");
case ARM_AM::ia: return ARM::VLDMSIA; case ARM_AM::ia: return ARM::VLDMSIA;
case ARM_AM::db: return ARM::VLDMSDB; case ARM_AM::db: return 0; // Only VLDMSDB_UPD exists.
} }
break; break;
case ARM::VSTRS: case ARM::VSTRS:
@ -182,7 +182,7 @@ static int getLoadStoreMultipleOpcode(int Opcode, ARM_AM::AMSubMode Mode) {
switch (Mode) { switch (Mode) {
default: llvm_unreachable("Unhandled submode!"); default: llvm_unreachable("Unhandled submode!");
case ARM_AM::ia: return ARM::VSTMSIA; case ARM_AM::ia: return ARM::VSTMSIA;
case ARM_AM::db: return ARM::VSTMSDB; case ARM_AM::db: return 0; // Only VSTMSDB_UPD exists.
} }
break; break;
case ARM::VLDRD: case ARM::VLDRD:
@ -190,7 +190,7 @@ static int getLoadStoreMultipleOpcode(int Opcode, ARM_AM::AMSubMode Mode) {
switch (Mode) { switch (Mode) {
default: llvm_unreachable("Unhandled submode!"); default: llvm_unreachable("Unhandled submode!");
case ARM_AM::ia: return ARM::VLDMDIA; case ARM_AM::ia: return ARM::VLDMDIA;
case ARM_AM::db: return ARM::VLDMDDB; case ARM_AM::db: return 0; // Only VLDMDDB_UPD exists.
} }
break; break;
case ARM::VSTRD: case ARM::VSTRD:
@ -198,7 +198,7 @@ static int getLoadStoreMultipleOpcode(int Opcode, ARM_AM::AMSubMode Mode) {
switch (Mode) { switch (Mode) {
default: llvm_unreachable("Unhandled submode!"); default: llvm_unreachable("Unhandled submode!");
case ARM_AM::ia: return ARM::VSTMDIA; case ARM_AM::ia: return ARM::VSTMDIA;
case ARM_AM::db: return ARM::VSTMDDB; case ARM_AM::db: return 0; // Only VSTMDDB_UPD exists.
} }
break; break;
} }
@ -246,13 +246,9 @@ AMSubMode getLoadStoreMultipleSubMode(int Opcode) {
case ARM::t2LDMDB_UPD: case ARM::t2LDMDB_UPD:
case ARM::t2STMDB: case ARM::t2STMDB:
case ARM::t2STMDB_UPD: case ARM::t2STMDB_UPD:
case ARM::VLDMSDB:
case ARM::VLDMSDB_UPD: case ARM::VLDMSDB_UPD:
case ARM::VSTMSDB:
case ARM::VSTMSDB_UPD: case ARM::VSTMSDB_UPD:
case ARM::VLDMDDB:
case ARM::VLDMDDB_UPD: case ARM::VLDMDDB_UPD:
case ARM::VSTMDDB:
case ARM::VSTMDDB_UPD: case ARM::VSTMDDB_UPD:
return ARM_AM::db; return ARM_AM::db;
@ -567,14 +563,10 @@ static inline unsigned getLSMultipleTransferSize(MachineInstr *MI) {
case ARM::t2STMIA: case ARM::t2STMIA:
case ARM::t2STMDB: case ARM::t2STMDB:
case ARM::VLDMSIA: case ARM::VLDMSIA:
case ARM::VLDMSDB:
case ARM::VSTMSIA: case ARM::VSTMSIA:
case ARM::VSTMSDB:
return (MI->getNumOperands() - MI->getDesc().getNumOperands() + 1) * 4; return (MI->getNumOperands() - MI->getDesc().getNumOperands() + 1) * 4;
case ARM::VLDMDIA: case ARM::VLDMDIA:
case ARM::VLDMDDB:
case ARM::VSTMDIA: case ARM::VSTMDIA:
case ARM::VSTMDDB:
return (MI->getNumOperands() - MI->getDesc().getNumOperands() + 1) * 8; return (MI->getNumOperands() - MI->getDesc().getNumOperands() + 1) * 8;
} }
} }
@ -624,7 +616,6 @@ static unsigned getUpdatingLSMultipleOpcode(unsigned Opc,
} }
break; break;
case ARM::VLDMSIA: case ARM::VLDMSIA:
case ARM::VLDMSDB:
switch (Mode) { switch (Mode) {
default: llvm_unreachable("Unhandled submode!"); default: llvm_unreachable("Unhandled submode!");
case ARM_AM::ia: return ARM::VLDMSIA_UPD; case ARM_AM::ia: return ARM::VLDMSIA_UPD;
@ -632,7 +623,6 @@ static unsigned getUpdatingLSMultipleOpcode(unsigned Opc,
} }
break; break;
case ARM::VLDMDIA: case ARM::VLDMDIA:
case ARM::VLDMDDB:
switch (Mode) { switch (Mode) {
default: llvm_unreachable("Unhandled submode!"); default: llvm_unreachable("Unhandled submode!");
case ARM_AM::ia: return ARM::VLDMDIA_UPD; case ARM_AM::ia: return ARM::VLDMDIA_UPD;
@ -640,7 +630,6 @@ static unsigned getUpdatingLSMultipleOpcode(unsigned Opc,
} }
break; break;
case ARM::VSTMSIA: case ARM::VSTMSIA:
case ARM::VSTMSDB:
switch (Mode) { switch (Mode) {
default: llvm_unreachable("Unhandled submode!"); default: llvm_unreachable("Unhandled submode!");
case ARM_AM::ia: return ARM::VSTMSIA_UPD; case ARM_AM::ia: return ARM::VSTMSIA_UPD;
@ -648,7 +637,6 @@ static unsigned getUpdatingLSMultipleOpcode(unsigned Opc,
} }
break; break;
case ARM::VSTMDIA: case ARM::VSTMDIA:
case ARM::VSTMDDB:
switch (Mode) { switch (Mode) {
default: llvm_unreachable("Unhandled submode!"); default: llvm_unreachable("Unhandled submode!");
case ARM_AM::ia: return ARM::VSTMDIA_UPD; case ARM_AM::ia: return ARM::VSTMDIA_UPD;

24
lib/Target/ARM/Disassembler/ARMDisassemblerCore.cpp
View File

@ -1123,7 +1123,7 @@ static bool HasDualReg(unsigned Opcode) {
case ARM::LDRD: case ARM::LDRD_PRE: case ARM::LDRD_POST: case ARM::LDRD: case ARM::LDRD_PRE: case ARM::LDRD_POST:
case ARM::STRD: case ARM::STRD_PRE: case ARM::STRD_POST: case ARM::STRD: case ARM::STRD_PRE: case ARM::STRD_POST:
return true; return true;
} }
} }
static bool DisassembleLdStMiscFrm(MCInst &MI, unsigned Opcode, uint32_t insn, static bool DisassembleLdStMiscFrm(MCInst &MI, unsigned Opcode, uint32_t insn,
@ -1610,7 +1610,7 @@ static bool DisassembleVFPBinaryFrm(MCInst &MI, unsigned Opcode, uint32_t insn,
// A8.6.295 vcvt (floating-point <-> integer) // A8.6.295 vcvt (floating-point <-> integer)
// Int to FP: VSITOD, VSITOS, VUITOD, VUITOS // Int to FP: VSITOD, VSITOS, VUITOD, VUITOS
// FP to Int: VTOSI[Z|R]D, VTOSI[Z|R]S, VTOUI[Z|R]D, VTOUI[Z|R]S // FP to Int: VTOSI[Z|R]D, VTOSI[Z|R]S, VTOUI[Z|R]D, VTOUI[Z|R]S
// //
// A8.6.297 vcvt (floating-point and fixed-point) // A8.6.297 vcvt (floating-point and fixed-point)
// Dd|Sd Dd|Sd(TIED_TO) #fbits(= 16|32 - UInt(imm4:i)) // Dd|Sd Dd|Sd(TIED_TO) #fbits(= 16|32 - UInt(imm4:i))
static bool DisassembleVFPConv1Frm(MCInst &MI, unsigned Opcode, uint32_t insn, static bool DisassembleVFPConv1Frm(MCInst &MI, unsigned Opcode, uint32_t insn,
@ -1832,9 +1832,9 @@ static bool DisassembleVFPLdStMulFrm(MCInst &MI, unsigned Opcode, uint32_t insn,
OpIdx += 3; OpIdx += 3;
bool isSPVFP = (Opcode == ARM::VLDMSIA || Opcode == ARM::VLDMSDB || bool isSPVFP = (Opcode == ARM::VLDMSIA ||
Opcode == ARM::VLDMSIA_UPD || Opcode == ARM::VLDMSDB_UPD || Opcode == ARM::VLDMSIA_UPD || Opcode == ARM::VLDMSDB_UPD ||
Opcode == ARM::VSTMSIA || Opcode == ARM::VSTMSDB || Opcode == ARM::VSTMSIA ||
Opcode == ARM::VSTMSIA_UPD || Opcode == ARM::VSTMSDB_UPD); Opcode == ARM::VSTMSIA_UPD || Opcode == ARM::VSTMSDB_UPD);
unsigned RegClassID = isSPVFP ? ARM::SPRRegClassID : ARM::DPRRegClassID; unsigned RegClassID = isSPVFP ? ARM::SPRRegClassID : ARM::DPRRegClassID;
@ -1848,7 +1848,7 @@ static bool DisassembleVFPLdStMulFrm(MCInst &MI, unsigned Opcode, uint32_t insn,
// Apply some sanity checks before proceeding. // Apply some sanity checks before proceeding.
if (Regs == 0 || (RegD + Regs) > 32 || (!isSPVFP && Regs > 16)) if (Regs == 0 || (RegD + Regs) > 32 || (!isSPVFP && Regs > 16))
return false; return false;
for (unsigned i = 0; i < Regs; ++i) { for (unsigned i = 0; i < Regs; ++i) {
MI.addOperand(MCOperand::CreateReg(getRegisterEnum(B, RegClassID, MI.addOperand(MCOperand::CreateReg(getRegisterEnum(B, RegClassID,
RegD + i))); RegD + i)));
@ -2286,15 +2286,15 @@ static bool DisassembleNLdSt(MCInst &MI, unsigned Opcode, uint32_t insn,
// n == 2 && type == 0b1001 -> DblSpaced = true // n == 2 && type == 0b1001 -> DblSpaced = true
if (Name.startswith("VST2") || Name.startswith("VLD2")) if (Name.startswith("VST2") || Name.startswith("VLD2"))
DblSpaced = slice(insn, 11, 8) == 9; DblSpaced = slice(insn, 11, 8) == 9;
// n == 3 && type == 0b0101 -> DblSpaced = true // n == 3 && type == 0b0101 -> DblSpaced = true
if (Name.startswith("VST3") || Name.startswith("VLD3")) if (Name.startswith("VST3") || Name.startswith("VLD3"))
DblSpaced = slice(insn, 11, 8) == 5; DblSpaced = slice(insn, 11, 8) == 5;
// n == 4 && type == 0b0001 -> DblSpaced = true // n == 4 && type == 0b0001 -> DblSpaced = true
if (Name.startswith("VST4") || Name.startswith("VLD4")) if (Name.startswith("VST4") || Name.startswith("VLD4"))
DblSpaced = slice(insn, 11, 8) == 1; DblSpaced = slice(insn, 11, 8) == 1;
} }
return DisassembleNLdSt0(MI, Opcode, insn, NumOps, NumOpsAdded, return DisassembleNLdSt0(MI, Opcode, insn, NumOps, NumOpsAdded,
slice(insn, 21, 21) == 0, DblSpaced, B); slice(insn, 21, 21) == 0, DblSpaced, B);
@ -2391,7 +2391,7 @@ enum N2VFlag {
// //
// Vector Move Long: // Vector Move Long:
// Qd Dm // Qd Dm
// //
// Vector Move Narrow: // Vector Move Narrow:
// Dd Qm // Dd Qm
// //
@ -2533,7 +2533,7 @@ static bool DisassembleNVectorShift(MCInst &MI, unsigned Opcode, uint32_t insn,
assert(OpInfo[OpIdx].RegClass < 0 && "Imm operand expected"); assert(OpInfo[OpIdx].RegClass < 0 && "Imm operand expected");
// Add the imm operand. // Add the imm operand.
// VSHLL has maximum shift count as the imm, inferred from its size. // VSHLL has maximum shift count as the imm, inferred from its size.
unsigned Imm; unsigned Imm;
switch (Opcode) { switch (Opcode) {
@ -2646,7 +2646,7 @@ static bool DisassembleNVdVnVmOptImm(MCInst &MI, unsigned Opcode, uint32_t insn,
// N3RegFrm. // N3RegFrm.
if (Opcode == ARM::VMOVDneon || Opcode == ARM::VMOVQ) if (Opcode == ARM::VMOVDneon || Opcode == ARM::VMOVQ)
return true; return true;
// Dm = Inst{5:3-0} => NEON Rm // Dm = Inst{5:3-0} => NEON Rm
// or // or
// Dm is restricted to D0-D7 if size is 16, D0-D15 otherwise // Dm is restricted to D0-D7 if size is 16, D0-D15 otherwise
@ -3183,7 +3183,7 @@ bool ARMBasicMCBuilder::DoPredicateOperands(MCInst& MI, unsigned Opcode,
return false; return false;
} }
/// TryPredicateAndSBitModifier - TryPredicateAndSBitModifier tries to process /// TryPredicateAndSBitModifier - TryPredicateAndSBitModifier tries to process
/// the possible Predicate and SBitModifier, to build the remaining MCOperand /// the possible Predicate and SBitModifier, to build the remaining MCOperand
/// constituents. /// constituents.

3
test/MC/Disassembler/ARM/arm-tests.txt
View File

@ -173,9 +173,6 @@
# CHECK: vcmpe.f64 d8, #0 # CHECK: vcmpe.f64 d8, #0
0xc0 0x8b 0xb5 0xee 0xc0 0x8b 0xb5 0xee
# CHECK: vldmdb r2, {s7, s8, s9, s10, s11}
0x05 0x3a 0x52 0xed
# CHECK: strtvc r5, [r3], r0, lsr #20 # CHECK: strtvc r5, [r3], r0, lsr #20
0x30 0x5a 0xa3 0x76 0x30 0x5a 0xa3 0x76

3
test/MC/Disassembler/ARM/invalid-VLDMSDB-arm.txt
View File

@ -1,4 +1,5 @@
# RUN: llvm-mc --disassemble %s -triple=arm-apple-darwin9 |& grep {invalid instruction encoding} # RUN: llvm-mc --disassemble %s -triple=arm-apple-darwin9 |& grep {invalid instruction encoding}
# XFAIL: *
# core registers out of range # core registers out of range
0xa5 0xba 0x52 0xed 0xa5 0xba 0xd2 0xed