6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-28 03:25:23 +00:00
Code Issues Projects Releases Wiki Activity

Fix predicate and add a comment.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@111981 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eric Christopher
2010-08-24 22:34:11 +00:00
parent e24d66f525
commit 992ea38e0e
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/ARM/ARMFastISel.cpp
View File

@@ -418,7 +418,8 @@ bool ARMFastISel::ARMSelectLoad(const Instruction *I) {
// offset instead of 0 and do all sorts of operand munging. // offset instead of 0 and do all sorts of operand munging.
unsigned ResultReg = createResultReg(FixedRC); unsigned ResultReg = createResultReg(FixedRC);
// TODO: Fix the Addressing modes so that these can share some code. // TODO: Fix the Addressing modes so that these can share some code.
if (AFI->isThumb2Function()) // Since this is a Thumb1 load this will work in Thumb1 or 2 mode.
if (AFI->isThumbFunction())
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
TII.get(ARM::tLDR), ResultReg) TII.get(ARM::tLDR), ResultReg)
.addReg(Reg).addImm(0).addReg(0)); .addReg(Reg).addImm(0).addReg(0));