6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-28 04:29:44 +00:00
Code Issues Projects Releases Wiki Activity

Thumb encodings for conditional moves.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@120334 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling 2010-11-29 22:37:46 +00:00
parent 5ca66696e7
commit 9b0e92ca5b
1 changed files with 14 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
lib/Target/ARM/ARMInstrThumb.td
View File

@ -1210,12 +1210,24 @@ let usesCustomInserter = 1 in // Expanded after instruction selection.
let neverHasSideEffects = 1 in {
def tMOVCCr : T1pIt<(outs GPR:$dst), (ins GPR:$lhs, GPR:$rhs), IIC_iCMOVr,
"mov", "\t$dst, $rhs", []>,
T1Special<{1,0,?,?}>;
T1Special<{1,0,?,?}> {
bits<4> rhs;
bits<4> dst;
let Inst{7} = dst{3};
let Inst{6-3} = rhs;
let Inst{2-0} = dst{2-0};
}
let isMoveImm = 1 in
def tMOVCCi : T1pIt<(outs tGPR:$dst), (ins tGPR:$lhs, i32imm:$rhs), IIC_iCMOVi,
"mov", "\t$dst, $rhs", []>,
T1General<{1,0,0,?,?}>;
T1General<{1,0,0,?,?}> {
bits<8> rhs;
bits<3> dst;
let Inst{10-8} = dst;
let Inst{7-0} = rhs;
}
} // neverHasSideEffects
// tLEApcrel - Load a pc-relative address into a register without offending the