6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-27 14:34:58 +00:00
Code Issues Projects Releases Wiki Activity

Mention the new TableGen pattern format in the release notes.

Browse Source 
Make threats about removing the old syntax.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@177848 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen 2013-03-25 00:36:53 +00:00
parent 1ce53cb526
commit a231033e70
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
docs/ReleaseNotes.rst
View File

@ -64,6 +64,12 @@ Non-comprehensive list of changes in this release
attributes, which are useful for passing information to code generation. See
:doc:`HowToUseAttributes` for more details.
* TableGen's syntax for instruction selection patterns has been simplified.
Instead of specifying types indirectly with register classes, you should now
specify types directly in the input patterns. See ``SparcInstrInfo.td`` for
examples of the new syntax. The old syntax using register classes still
works, but it will be removed in a future LLVM release.
* ... next change ...
.. NOTE