6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 20:32:21 +00:00
Code Issues Projects Releases Wiki Activity

Set instruction size correctly in XCoreInstrFormats.td

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@170289 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Richard Osborne 2012-12-16 16:46:24 +00:00
parent 9578d793c9
commit a44a751bc9
1 changed files with 21 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

41
lib/Target/XCore/XCoreInstrFormats.td
View File

@ -10,7 +10,7 @@
//===----------------------------------------------------------------------===//
// Instruction format superclass
//===----------------------------------------------------------------------===//
class InstXCore<dag outs, dag ins, string asmstr, list<dag> pattern>
class InstXCore<int sz, dag outs, dag ins, string asmstr, list<dag> pattern>
: Instruction {
field bits<32> Inst;
@ -19,102 +19,103 @@ class InstXCore<dag outs, dag ins, string asmstr, list<dag> pattern>
dag InOperandList = ins;
let AsmString = asmstr;
let Pattern = pattern;
let Size = sz;
}
// XCore pseudo instructions format
class PseudoInstXCore<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern>;
: InstXCore<0, outs, ins, asmstr, pattern>;
//===----------------------------------------------------------------------===//
// Instruction formats
//===----------------------------------------------------------------------===//
class _F3R<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<2, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _FL3R<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<4, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _F2RUS<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<2, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _FL2RUS<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<4, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _FRU6<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<2, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _FLRU6<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<4, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _FU6<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<2, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _FLU6<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<4, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _FU10<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<2, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _FLU10<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<4, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _F2R<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<2, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _FRUS<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<2, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _FL2R<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<4, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _F1R<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<2, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _F0R<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<2, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _L4R<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<4, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _L5R<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<4, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
class _L6R<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstXCore<outs, ins, asmstr, pattern> {
: InstXCore<4, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}