6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-21 18:29:45 +00:00
Code Issues Projects Releases Wiki Activity

small refinement to r157218 to save a tiny amount of table size in the common

Browse Source 
case.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@157312 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2012-05-23 05:19:18 +00:00
parent 82dd67a1c8
commit a48289a672
2 changed files with 13 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/VMCore/Function.cpp
View File

@ -388,7 +388,9 @@ static Type *DecodeFixedType(unsigned &NextElt, ArrayRef<unsigned char> Infos,
return VectorType::get(DecodeFixedType(NextElt, Infos, Tys, Context), 16);
case IIT_V32:
return VectorType::get(DecodeFixedType(NextElt, Infos, Tys, Context), 32);
case IIT_PTR: {
case IIT_PTR:
return PointerType::getUnqual(DecodeFixedType(NextElt, Infos, Tys,Context));
case IIT_ANYPTR: { // [ANYPTR addrspace, subtype]
unsigned AddrSpace = Infos[NextElt++];
Type *PtrTy = DecodeFixedType(NextElt, Infos, Tys,Context);
return PointerType::get(PtrTy, AddrSpace);

14
utils/TableGen/IntrinsicEmitter.cpp
View File

@ -338,7 +338,8 @@ enum IIT_Info {
IIT_STRUCT4 = 20,
IIT_STRUCT5 = 21,
IIT_EXTEND_VEC_ARG = 22,
IIT_TRUNC_VEC_ARG = 23
IIT_TRUNC_VEC_ARG = 23,
IIT_ANYPTR = 24
};
@ -412,13 +413,17 @@ static void EncodeFixedType(Record *R, unsigned &NextArgNo,
}
if (VT == MVT::iPTR) {
Sig.push_back(IIT_PTR);
unsigned AddrSpace = 0;
if (R->isSubClassOf("LLVMQualPointerType")) {
AddrSpace = R->getValueAsInt("AddrSpace");
assert(AddrSpace < 256 && "Address space exceeds 255");
}
Sig.push_back(AddrSpace);
if (AddrSpace) {
Sig.push_back(IIT_ANYPTR);
Sig.push_back(AddrSpace);
} else {
Sig.push_back(IIT_PTR);
}
return EncodeFixedType(R->getValueAsDef("ElTy"), NextArgNo, Sig);
}
@ -491,7 +496,8 @@ void IntrinsicEmitter::EmitGenerator(const std::vector<CodeGenIntrinsic> &Ints,
OS << " IIT_STRUCT4 = 20,\n";
OS << " IIT_STRUCT5 = 21,\n";
OS << " IIT_EXTEND_VEC_ARG = 22,\n";
OS << " IIT_TRUNC_VEC_ARG = 23\n";
OS << " IIT_TRUNC_VEC_ARG = 23,\n";
OS << " IIT_ANYPTR = 24\n";
OS << "};\n\n";