6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-22 10:29:35 +00:00
Code Issues Projects Releases Wiki Activity

R600/SI: Legalize CopyToReg during instruction selection

Browse Source 
The instruction emitter will crash if it encounters a CopyToReg
node with a non-register operand like FrameIndex.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@219428 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Tom Stellard 2014-10-09 19:06:00 +00:00
parent 80bfef5ce1
commit a8b2e6f4af
4 changed files with 46 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/R600/AMDGPUISelDAGToDAG.cpp
View File

@ -487,9 +487,16 @@ SDNode *AMDGPUDAGToDAGISel::Select(SDNode *N) {
case AMDGPUISD::DIV_SCALE: {
return SelectDIV_SCALE(N);
}
case ISD::CopyToReg: {
const SITargetLowering& Lowering =
*static_cast<const SITargetLowering*>(getTargetLowering());
Lowering.legalizeTargetIndependentNode(N, *CurDAG);
break;
}
case ISD::ADDRSPACECAST:
return SelectAddrSpaceCast(N);
}
return SelectCode(N);
}

26
lib/Target/R600/SIISelLowering.cpp
View File

@ -1920,28 +1920,26 @@ void SITargetLowering::adjustWritemask(MachineSDNode *&Node,
}
}
/// \brief Legalize INSERT_SUBREG instructions with frame index operands.
/// LLVM assumes that all INSERT_SUBREG inputs are registers.
static void legalizeInsertSubreg(MachineSDNode *InsertSubreg,
SelectionDAG &DAG) {
assert(InsertSubreg->getMachineOpcode() == AMDGPU::INSERT_SUBREG);
/// \brief Legalize target independent instructions (e.g. INSERT_SUBREG)
/// with frame index operands.
/// LLVM assumes that inputs are to these instructions are registers.
void SITargetLowering::legalizeTargetIndependentNode(SDNode *Node,
SelectionDAG &DAG) const {
SmallVector<SDValue, 8> Ops;
for (unsigned i = 0; i < 2; ++i) {
if (!isa<FrameIndexSDNode>(InsertSubreg->getOperand(i))) {
Ops.push_back(InsertSubreg->getOperand(i));
for (unsigned i = 0; i < Node->getNumOperands(); ++i) {
if (!isa<FrameIndexSDNode>(Node->getOperand(i))) {
Ops.push_back(Node->getOperand(i));
continue;
}
SDLoc DL(InsertSubreg);
SDLoc DL(Node);
Ops.push_back(SDValue(DAG.getMachineNode(AMDGPU::S_MOV_B32, DL,
InsertSubreg->getOperand(i).getValueType(),
InsertSubreg->getOperand(i)), 0));
Node->getOperand(i).getValueType(),
Node->getOperand(i)), 0));
}
DAG.UpdateNodeOperands(InsertSubreg, Ops[0], Ops[1],
InsertSubreg->getOperand(2));
DAG.UpdateNodeOperands(Node, Ops);
}
/// \brief Fold the instructions after selecting them.

1
lib/Target/R600/SIISelLowering.h
View File

@ -101,6 +101,7 @@ public:
int32_t analyzeImmediate(const SDNode *N) const;
SDValue CreateLiveInRegister(SelectionDAG &DAG, const TargetRegisterClass *RC,
unsigned Reg, EVT VT) const override;
void legalizeTargetIndependentNode(SDNode *Node, SelectionDAG &DAG) const;
};
} // End namespace llvm

26
test/CodeGen/R600/copy-to-reg.ll Normal file
View File

@ -0,0 +1,26 @@
; RUN: llc -march=r600 -mcpu=SI -mattr=-promote-alloca -verify-machineinstrs < %s
; Test that CopyToReg instructions don't have non-register operands prior
; to being emitted.
; Make sure this doesn't crash
; CHECK-LABEL: {{^}}copy_to_reg_frameindex:
define void @copy_to_reg_frameindex(i32 addrspace(1)* %out, i32 %a, i32 %b, i32 %c) {
entry:
%alloca = alloca [16 x i32]
br label %loop
loop:
%inc = phi i32 [0, %entry], [%inc.i, %loop]
%ptr = getelementptr [16 x i32]* %alloca, i32 0, i32 %inc
store i32 %inc, i32* %ptr
%inc.i = add i32 %inc, 1
%cnd = icmp uge i32 %inc.i, 16
br i1 %cnd, label %done, label %loop
done:
%tmp0 = getelementptr [16 x i32]* %alloca, i32 0, i32 0
%tmp1 = load i32* %tmp0
store i32 %tmp1, i32 addrspace(1)* %out
ret void
}