6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 04:30:23 +00:00
Code Issues Projects Releases Wiki Activity

[Last] Batch 7 of Mips CodeGen tests

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@54512 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bruno Cardoso Lopes 2008-08-08 04:12:42 +00:00
parent 4230586091
commit ab243df91f
3 changed files with 40 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
test/CodeGen/Mips/2008-08-06-Alloca.ll Normal file
View File

@ -0,0 +1,17 @@
; RUN: llvm-as < %s | llc -enable-legalize-types -march=mips | \
; RUN: grep {subu.*sp} | count 2
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:32-i16:16:32-i32:32:32-i64:32:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64"
target triple = "mipsallegrexel-psp-elf"
define i32 @twoalloca(i32 %size) nounwind {
entry:
alloca i8, i32 %size ; <i8*>:0 [#uses=1]
alloca i8, i32 %size ; <i8*>:1 [#uses=1]
call i32 @foo( i8* %0 ) nounwind ; <i32>:2 [#uses=1]
call i32 @foo( i8* %1 ) nounwind ; <i32>:3 [#uses=1]
add i32 %3, %2 ; <i32>:4 [#uses=1]
ret i32 %4
}
declare i32 @foo(i8*)

12
test/CodeGen/Mips/2008-08-07-CC.ll Normal file
View File

@ -0,0 +1,12 @@
; RUN: llvm-as < %s | llc -march=mips -f
; Mips must ignore fastcc
target datalayout =
"e-p:32:32:32-i1:8:8-i8:8:32-i16:16:32-i32:32:32-i64:32:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64"
target triple = "mipsallegrexel-psp-elf"
define internal fastcc i32 @A(i32 %u) nounwind {
entry:
ret i32 %u
}

11
test/CodeGen/Mips/2008-08-07-FPRound.ll Normal file
View File

@ -0,0 +1,11 @@
; RUN: llvm-as < %s | llc -enable-legalize-types -march=mips | \
; RUN: grep __truncdfsf2 | count 1
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:32-i16:16:32-i32:32:32-i64:32:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64"
target triple = "mipsallegrexel-psp-elf"
define float @round2float(double %a) nounwind {
entry:
fptrunc double %a to float ; <float>:0 [#uses=1]
ret float %0
}