6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-21 02:29:22 +00:00
Code Issues Projects Releases Wiki Activity

Relax expressions and add explicit triplets -linux and -win32.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@126213 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
NAKAMURA Takumi 2011-02-22 07:21:33 +00:00
parent 88234f14a8
commit aef8871177
1 changed files with 11 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
test/CodeGen/X86/test-shrink.ll
View File

@ -1,8 +1,9 @@
; RUN: llc < %s -march=x86-64 | FileCheck %s --check-prefix=CHECK-64
; RUN: llc < %s -mtriple=x86_64-linux | FileCheck %s --check-prefix=CHECK-64
; RUN: llc < %s -mtriple=x86_64-win32 | FileCheck %s --check-prefix=CHECK-64
; RUN: llc < %s -march=x86 | FileCheck %s --check-prefix=CHECK-32
; CHECK-64: g64xh:
; CHECK-64: testb $8, %ah
; CHECK-64: testb $8, {{%ah|%ch}}
; CHECK-64: ret
; CHECK-32: g64xh:
; CHECK-32: testb $8, %ah
@ -19,7 +20,7 @@ no:
ret void
}
; CHECK-64: g64xl:
; CHECK-64: testb $8, %dil
; CHECK-64: testb $8, [[A0L:%dil|%cl]]
; CHECK-64: ret
; CHECK-32: g64xl:
; CHECK-32: testb $8, %al
@ -36,7 +37,7 @@ no:
ret void
}
; CHECK-64: g32xh:
; CHECK-64: testb $8, %ah
; CHECK-64: testb $8, {{%ah|%ch}}
; CHECK-64: ret
; CHECK-32: g32xh:
; CHECK-32: testb $8, %ah
@ -53,7 +54,7 @@ no:
ret void
}
; CHECK-64: g32xl:
; CHECK-64: testb $8, %dil
; CHECK-64: testb $8, [[A0L]]
; CHECK-64: ret
; CHECK-32: g32xl:
; CHECK-32: testb $8, %al
@ -70,7 +71,7 @@ no:
ret void
}
; CHECK-64: g16xh:
; CHECK-64: testb $8, %ah
; CHECK-64: testb $8, {{%ah|%ch}}
; CHECK-64: ret
; CHECK-32: g16xh:
; CHECK-32: testb $8, %ah
@ -87,7 +88,7 @@ no:
ret void
}
; CHECK-64: g16xl:
; CHECK-64: testb $8, %dil
; CHECK-64: testb $8, [[A0L]]
; CHECK-64: ret
; CHECK-32: g16xl:
; CHECK-32: testb $8, %al
@ -104,7 +105,7 @@ no:
ret void
}
; CHECK-64: g64x16:
; CHECK-64: testw $-32640, %di
; CHECK-64: testw $-32640, %[[A0W:di|cx]]
; CHECK-64: ret
; CHECK-32: g64x16:
; CHECK-32: testw $-32640, %ax
@ -121,7 +122,7 @@ no:
ret void
}
; CHECK-64: g32x16:
; CHECK-64: testw $-32640, %di
; CHECK-64: testw $-32640, %[[A0W]]
; CHECK-64: ret
; CHECK-32: g32x16:
; CHECK-32: testw $-32640, %ax
@ -138,7 +139,7 @@ no:
ret void
}
; CHECK-64: g64x32:
; CHECK-64: testl $268468352, %edi
; CHECK-64: testl $268468352, %e[[A0W]]
; CHECK-64: ret
; CHECK-32: g64x32:
; CHECK-32: testl $268468352, %eax