mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-24 22:24:54 +00:00
InstCombine: Modernize a bunch of cast combines.
Also make them vector-aware. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@199608 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -858,37 +858,27 @@ Instruction *InstCombiner::visitZExt(ZExtInst &CI) {
|
|||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
// zext(trunc(t) & C) -> (t & zext(C)).
|
// zext(trunc(X) & C) -> (X & zext(C)).
|
||||||
if (SrcI && SrcI->getOpcode() == Instruction::And && SrcI->hasOneUse())
|
Constant *C;
|
||||||
if (ConstantInt *C = dyn_cast<ConstantInt>(SrcI->getOperand(1)))
|
Value *X;
|
||||||
if (TruncInst *TI = dyn_cast<TruncInst>(SrcI->getOperand(0))) {
|
if (SrcI &&
|
||||||
Value *TI0 = TI->getOperand(0);
|
match(SrcI, m_OneUse(m_And(m_Trunc(m_Value(X)), m_Constant(C)))) &&
|
||||||
if (TI0->getType() == CI.getType())
|
X->getType() == CI.getType())
|
||||||
return
|
return BinaryOperator::CreateAnd(X, ConstantExpr::getZExt(C, CI.getType()));
|
||||||
BinaryOperator::CreateAnd(TI0,
|
|
||||||
ConstantExpr::getZExt(C, CI.getType()));
|
|
||||||
}
|
|
||||||
|
|
||||||
// zext((trunc(t) & C) ^ C) -> ((t & zext(C)) ^ zext(C)).
|
// zext((trunc(X) & C) ^ C) -> ((X & zext(C)) ^ zext(C)).
|
||||||
if (SrcI && SrcI->getOpcode() == Instruction::Xor && SrcI->hasOneUse())
|
Value *And;
|
||||||
if (ConstantInt *C = dyn_cast<ConstantInt>(SrcI->getOperand(1)))
|
if (SrcI && match(SrcI, m_OneUse(m_Xor(m_Value(And), m_Constant(C)))) &&
|
||||||
if (BinaryOperator *And = dyn_cast<BinaryOperator>(SrcI->getOperand(0)))
|
match(And, m_OneUse(m_And(m_Trunc(m_Value(X)), m_Specific(C)))) &&
|
||||||
if (And->getOpcode() == Instruction::And && And->hasOneUse() &&
|
X->getType() == CI.getType()) {
|
||||||
And->getOperand(1) == C)
|
Constant *ZC = ConstantExpr::getZExt(C, CI.getType());
|
||||||
if (TruncInst *TI = dyn_cast<TruncInst>(And->getOperand(0))) {
|
return BinaryOperator::CreateXor(Builder->CreateAnd(X, ZC), ZC);
|
||||||
Value *TI0 = TI->getOperand(0);
|
}
|
||||||
if (TI0->getType() == CI.getType()) {
|
|
||||||
Constant *ZC = ConstantExpr::getZExt(C, CI.getType());
|
|
||||||
Value *NewAnd = Builder->CreateAnd(TI0, ZC);
|
|
||||||
return BinaryOperator::CreateXor(NewAnd, ZC);
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
// zext (xor i1 X, true) to i32 --> xor (zext i1 X to i32), 1
|
// zext (xor i1 X, true) to i32 --> xor (zext i1 X to i32), 1
|
||||||
Value *X;
|
if (SrcI && SrcI->hasOneUse() &&
|
||||||
if (SrcI && SrcI->hasOneUse() && SrcI->getType()->isIntegerTy(1) &&
|
SrcI->getType()->getScalarType()->isIntegerTy(1) &&
|
||||||
match(SrcI, m_Not(m_Value(X))) &&
|
match(SrcI, m_Not(m_Value(X))) && (!X->hasOneUse() || !isa<CmpInst>(X))) {
|
||||||
(!X->hasOneUse() || !isa<CmpInst>(X))) {
|
|
||||||
Value *New = Builder->CreateZExt(X, CI.getType());
|
Value *New = Builder->CreateZExt(X, CI.getType());
|
||||||
return BinaryOperator::CreateXor(New, ConstantInt::get(CI.getType(), 1));
|
return BinaryOperator::CreateXor(New, ConstantInt::get(CI.getType(), 1));
|
||||||
}
|
}
|
||||||
@@ -902,10 +892,10 @@ Instruction *InstCombiner::transformSExtICmp(ICmpInst *ICI, Instruction &CI) {
|
|||||||
Value *Op0 = ICI->getOperand(0), *Op1 = ICI->getOperand(1);
|
Value *Op0 = ICI->getOperand(0), *Op1 = ICI->getOperand(1);
|
||||||
ICmpInst::Predicate Pred = ICI->getPredicate();
|
ICmpInst::Predicate Pred = ICI->getPredicate();
|
||||||
|
|
||||||
if (ConstantInt *Op1C = dyn_cast<ConstantInt>(Op1)) {
|
if (Constant *Op1C = dyn_cast<Constant>(Op1)) {
|
||||||
// (x <s 0) ? -1 : 0 -> ashr x, 31 -> all ones if negative
|
// (x <s 0) ? -1 : 0 -> ashr x, 31 -> all ones if negative
|
||||||
// (x >s -1) ? -1 : 0 -> not (ashr x, 31) -> all ones if positive
|
// (x >s -1) ? -1 : 0 -> not (ashr x, 31) -> all ones if positive
|
||||||
if ((Pred == ICmpInst::ICMP_SLT && Op1C->isZero()) ||
|
if ((Pred == ICmpInst::ICMP_SLT && Op1C->isNullValue()) ||
|
||||||
(Pred == ICmpInst::ICMP_SGT && Op1C->isAllOnesValue())) {
|
(Pred == ICmpInst::ICMP_SGT && Op1C->isAllOnesValue())) {
|
||||||
|
|
||||||
Value *Sh = ConstantInt::get(Op0->getType(),
|
Value *Sh = ConstantInt::get(Op0->getType(),
|
||||||
@@ -918,7 +908,9 @@ Instruction *InstCombiner::transformSExtICmp(ICmpInst *ICI, Instruction &CI) {
|
|||||||
In = Builder->CreateNot(In, In->getName()+".not");
|
In = Builder->CreateNot(In, In->getName()+".not");
|
||||||
return ReplaceInstUsesWith(CI, In);
|
return ReplaceInstUsesWith(CI, In);
|
||||||
}
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
if (ConstantInt *Op1C = dyn_cast<ConstantInt>(Op1)) {
|
||||||
// If we know that only one bit of the LHS of the icmp can be set and we
|
// If we know that only one bit of the LHS of the icmp can be set and we
|
||||||
// have an equality comparison with zero or a power of 2, we can transform
|
// have an equality comparison with zero or a power of 2, we can transform
|
||||||
// the icmp and sext into bitwise/integer operations.
|
// the icmp and sext into bitwise/integer operations.
|
||||||
@@ -975,19 +967,6 @@ Instruction *InstCombiner::transformSExtICmp(ICmpInst *ICI, Instruction &CI) {
|
|||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
// vector (x <s 0) ? -1 : 0 -> ashr x, 31 -> all ones if signed.
|
|
||||||
if (VectorType *VTy = dyn_cast<VectorType>(CI.getType())) {
|
|
||||||
if (Pred == ICmpInst::ICMP_SLT && match(Op1, m_Zero()) &&
|
|
||||||
Op0->getType() == CI.getType()) {
|
|
||||||
Type *EltTy = VTy->getElementType();
|
|
||||||
|
|
||||||
// splat the shift constant to a constant vector.
|
|
||||||
Constant *VSh = ConstantInt::get(VTy, EltTy->getScalarSizeInBits()-1);
|
|
||||||
Value *In = Builder->CreateAShr(Op0, VSh, Op0->getName()+".lobit");
|
|
||||||
return ReplaceInstUsesWith(CI, In);
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@@ -13,6 +13,7 @@ entry:
|
|||||||
%cond = or <4 x i32> %2, %3
|
%cond = or <4 x i32> %2, %3
|
||||||
ret <4 x i32> %cond
|
ret <4 x i32> %cond
|
||||||
|
|
||||||
|
; CHECK-LABEL: @psignd_3
|
||||||
; CHECK: ashr <4 x i32> %b, <i32 31, i32 31, i32 31, i32 31>
|
; CHECK: ashr <4 x i32> %b, <i32 31, i32 31, i32 31, i32 31>
|
||||||
; CHECK: sub nsw <4 x i32> zeroinitializer, %a
|
; CHECK: sub nsw <4 x i32> zeroinitializer, %a
|
||||||
; CHECK: xor <4 x i32> %b.lobit, <i32 -1, i32 -1, i32 -1, i32 -1>
|
; CHECK: xor <4 x i32> %b.lobit, <i32 -1, i32 -1, i32 -1, i32 -1>
|
||||||
@@ -20,3 +21,25 @@ entry:
|
|||||||
; CHECK: and <4 x i32> %b.lobit, %sub
|
; CHECK: and <4 x i32> %b.lobit, %sub
|
||||||
; CHECK: or <4 x i32> %1, %2
|
; CHECK: or <4 x i32> %1, %2
|
||||||
}
|
}
|
||||||
|
|
||||||
|
define <4 x i32> @test1(<4 x i32> %a, <4 x i32> %b) nounwind ssp {
|
||||||
|
entry:
|
||||||
|
%cmp = icmp sgt <4 x i32> %b, <i32 -1, i32 -1, i32 -1, i32 -1>
|
||||||
|
%sext = sext <4 x i1> %cmp to <4 x i32>
|
||||||
|
%sub = sub nsw <4 x i32> zeroinitializer, %a
|
||||||
|
%0 = icmp slt <4 x i32> %sext, zeroinitializer
|
||||||
|
%sext3 = sext <4 x i1> %0 to <4 x i32>
|
||||||
|
%1 = xor <4 x i32> %sext3, <i32 -1, i32 -1, i32 -1, i32 -1>
|
||||||
|
%2 = and <4 x i32> %a, %1
|
||||||
|
%3 = and <4 x i32> %sext3, %sub
|
||||||
|
%cond = or <4 x i32> %2, %3
|
||||||
|
ret <4 x i32> %cond
|
||||||
|
|
||||||
|
; CHECK-LABEL: @test1
|
||||||
|
; CHECK: ashr <4 x i32> %b, <i32 31, i32 31, i32 31, i32 31>
|
||||||
|
; CHECK: xor <4 x i32> %b.lobit, <i32 -1, i32 -1, i32 -1, i32 -1>
|
||||||
|
; CHECK: sub nsw <4 x i32> zeroinitializer, %a
|
||||||
|
; CHECK: and <4 x i32> %b.lobit, %a
|
||||||
|
; CHECK: and <4 x i32> %b.lobit.not, %sub
|
||||||
|
; CHECK: or <4 x i32> %0, %1
|
||||||
|
}
|
||||||
|
@@ -5,7 +5,41 @@ define i64 @test_sext_zext(i16 %A) {
|
|||||||
%c1 = zext i16 %A to i32 ; <i32> [#uses=1]
|
%c1 = zext i16 %A to i32 ; <i32> [#uses=1]
|
||||||
%c2 = sext i32 %c1 to i64 ; <i64> [#uses=1]
|
%c2 = sext i32 %c1 to i64 ; <i64> [#uses=1]
|
||||||
ret i64 %c2
|
ret i64 %c2
|
||||||
|
|
||||||
|
; CHECK-LABEL: @test_sext_zext
|
||||||
; CHECK-NOT: %c1
|
; CHECK-NOT: %c1
|
||||||
; CHECK: %c2 = zext i16 %A to i64
|
; CHECK: %c2 = zext i16 %A to i64
|
||||||
; CHECK: ret i64 %c2
|
; CHECK: ret i64 %c2
|
||||||
}
|
}
|
||||||
|
|
||||||
|
define <2 x i64> @test2(<2 x i1> %A) {
|
||||||
|
%xor = xor <2 x i1> %A, <i1 true, i1 true>
|
||||||
|
%zext = zext <2 x i1> %xor to <2 x i64>
|
||||||
|
ret <2 x i64> %zext
|
||||||
|
|
||||||
|
; CHECK-LABEL: @test2
|
||||||
|
; CHECK-NEXT: zext <2 x i1> %A to <2 x i64>
|
||||||
|
; CHECK-NEXT: xor <2 x i64> %1, <i64 1, i64 1>
|
||||||
|
}
|
||||||
|
|
||||||
|
define <2 x i64> @test3(<2 x i64> %A) {
|
||||||
|
%trunc = trunc <2 x i64> %A to <2 x i32>
|
||||||
|
%and = and <2 x i32> %trunc, <i32 23, i32 42>
|
||||||
|
%zext = zext <2 x i32> %and to <2 x i64>
|
||||||
|
ret <2 x i64> %zext
|
||||||
|
|
||||||
|
; CHECK-LABEL: @test3
|
||||||
|
; CHECK-NEXT: and <2 x i64> %A, <i64 23, i64 42>
|
||||||
|
}
|
||||||
|
|
||||||
|
define <2 x i64> @test4(<2 x i64> %A) {
|
||||||
|
%trunc = trunc <2 x i64> %A to <2 x i32>
|
||||||
|
%and = and <2 x i32> %trunc, <i32 23, i32 42>
|
||||||
|
%xor = xor <2 x i32> %and, <i32 23, i32 42>
|
||||||
|
%zext = zext <2 x i32> %xor to <2 x i64>
|
||||||
|
ret <2 x i64> %zext
|
||||||
|
|
||||||
|
; CHECK-LABEL: @test4
|
||||||
|
; CHECK-NEXT: xor <2 x i64> %A, <i64 4294967295, i64 4294967295>
|
||||||
|
; CHECK-NEXT: and <2 x i64> %1, <i64 23, i64 42>
|
||||||
|
}
|
||||||
|
Reference in New Issue
Block a user