6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-28 06:58:19 +00:00
Code Issues Projects Releases Wiki Activity

Removed isPredicable().

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37119 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2007-05-16 20:50:23 +00:00
parent 5ada199246
commit b5f8eff566
2 changed files with 0 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
lib/Target/ARM/ARMInstrInfo.cpp
View File

@ -423,15 +423,6 @@ ReverseBranchCondition(std::vector<MachineOperand> &Cond) const {
return false;
}
bool ARMInstrInfo::isPredicatable(MachineInstr *MI) const {
const TargetInstrDescriptor *TID = MI->getInstrDescriptor();
if (TID->Flags & M_PREDICATED)
return true;
unsigned Opc = MI->getOpcode();
return Opc == ARM::B || Opc == ARM::tB;
}
void ARMInstrInfo::PredicateInstruction(MachineInstr *MI,
std::vector<MachineOperand> &Cond) const {
unsigned Opc = MI->getOpcode();

1
lib/Target/ARM/ARMInstrInfo.h
View File

@ -104,7 +104,6 @@ public:
virtual bool ReverseBranchCondition(std::vector<MachineOperand> &Cond) const;
// Predication support.
virtual bool isPredicatable(MachineInstr *MI) const;
virtual void PredicateInstruction(MachineInstr *MI,
std::vector<MachineOperand> &Cond) const;
};