6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-10-21 16:24:47 +00:00
Code Issues Projects Releases Wiki Activity

* Replace block of commented-out lines with #if 0

Browse Source 
* Remove warning "control reaches end of non-void function"


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22193 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Misha Brukman 2005-06-06 17:39:46 +00:00
parent 837be1ec35
commit b8ee91a80f
1 changed files with 29 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

55
lib/Target/Alpha/AlphaISelPattern.cpp
View File

@ -171,33 +171,36 @@ SDOperand AlphaTargetLowering::LowerOperation(SDOperand Op, SelectionDAG &DAG) {
MachineFunction &MF = DAG.getMachineFunction();
switch (Op.getOpcode()) {
default: assert(0 && "Should not custom lower this!");
// case ISD::SINT_TO_FP:
// {
// assert (Op.getOperand(0).getValueType() == MVT::i64
// && "only quads can be loaded from");
// SDOperand SRC;
// if (EnableAlphaFTOI)
// {
// std::vector<MVT::ValueType> RTs;
// RTs.push_back(Op.getValueType());
// std::vector<SDOperand> Ops;
// Ops.push_back(Op.getOperand(0));
// SRC = DAG.getNode(AlphaISD::ITOF, RTs, Ops);
// } else {
// int SSFI = MF.getFrameInfo()->CreateStackObject(8, 8);
// SDOperand StackSlot = DAG.getFrameIndex(SSFI, getPointerTy());
// SDOperand Store = DAG.getNode(ISD::STORE, MVT::Other, DAG.getEntryNode(),
// Op.getOperand(0), StackSlot, DAG.getSrcValue(NULL));
// SRC = DAG.getLoad(Op.getValueType(), Store.getValue(0), StackSlot,
// DAG.getSrcValue(NULL));
// }
// std::vector<MVT::ValueType> RTs;
// RTs.push_back(Op.getValueType());
// std::vector<SDOperand> Ops;
// Ops.push_back(SRC);
// return DAG.getNode(AlphaISD::CVTQ, RTs, Ops);
// }
#if 0
case ISD::SINT_TO_FP:
{
assert (Op.getOperand(0).getValueType() == MVT::i64
&& "only quads can be loaded from");
SDOperand SRC;
if (EnableAlphaFTOI)
{
std::vector<MVT::ValueType> RTs;
RTs.push_back(Op.getValueType());
std::vector<SDOperand> Ops;
Ops.push_back(Op.getOperand(0));
SRC = DAG.getNode(AlphaISD::ITOF, RTs, Ops);
} else {
int SSFI = MF.getFrameInfo()->CreateStackObject(8, 8);
SDOperand StackSlot = DAG.getFrameIndex(SSFI, getPointerTy());
SDOperand Store = DAG.getNode(ISD::STORE, MVT::Other, DAG.getEntryNode(),
Op.getOperand(0), StackSlot, DAG.getSrcValue(NULL));
SRC = DAG.getLoad(Op.getValueType(), Store.getValue(0), StackSlot,
DAG.getSrcValue(NULL));
}
std::vector<MVT::ValueType> RTs;
RTs.push_back(Op.getValueType());
std::vector<SDOperand> Ops;
Ops.push_back(SRC);
return DAG.getNode(AlphaISD::CVTQ, RTs, Ops);
}
#endif
}
return SDOperand();
}