mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-19 04:29:21 +00:00
Make file header comment consistent: extend the whole 80 cols to fill the line
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@20039 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
86db364f02
commit
bc9ccf663c
@ -1,4 +1,4 @@
|
||||
//===- AlphaInstrInfo.h - Alpha Instruction Information -----*- C++ -*-===//
|
||||
//===- AlphaInstrInfo.h - Alpha Instruction Information ---------*- C++ -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- AlphaInstrInfo.td - The Alpha Instruction Set -----*- tablegen -*-=//
|
||||
//===- AlphaInstrInfo.td - The Alpha Instruction Set -------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- AlphaRegisterInfo.h - Alpha Register Information Impl -*- C++ -*-==//
|
||||
//===- AlphaRegisterInfo.h - Alpha Register Information Impl -----*- C++ -*-==//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- AlphaRegisterInfo.td - The Alpha Register File --*- tablegen -*-===//
|
||||
//===- AlphaRegisterInfo.td - The Alpha Register File ------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===-- AlphaTargetMachine.h - Define TargetMachine for Alpha -*- C++ -*-----=//
|
||||
//===-- AlphaTargetMachine.h - Define TargetMachine for Alpha ---*- C++ -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
Loading…
Reference in New Issue
Block a user