6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-12 07:37:34 +00:00
Code Issues Projects Releases Wiki Activity

Implement DYNAMIC_STACKALLOC for V8

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25330 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-01-15 08:43:57 +00:00
parent 5f652295c2
commit bce8887cee
2 changed files with 36 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
lib/Target/Sparc/SparcISelDAGToDAG.cpp
View File

@ -136,6 +136,8 @@ SparcV8TargetLowering::SparcV8TargetLowering(TargetMachine &TM)
setOperationAction(ISD::SELECT_CC, MVT::f32, Custom);
setOperationAction(ISD::SELECT_CC, MVT::f64, Custom);
setOperationAction(ISD::DYNAMIC_STACKALLOC, MVT::i32, Custom);
// V8 has no intrinsics for these particular operations.
setOperationAction(ISD::MEMMOVE, MVT::Other, Expand);
setOperationAction(ISD::MEMSET, MVT::Other, Expand);
@ -699,7 +701,22 @@ LowerOperation(SDOperand Op, SelectionDAG &DAG) {
return DAG.getNode(Opc, TrueVal.getValueType(), TrueVal, FalseVal,
DAG.getConstant(CC, MVT::i32), CompareFlag);
}
}
case ISD::DYNAMIC_STACKALLOC: {
SDOperand Chain = Op.getOperand(0);
SDOperand Size = Op.getOperand(1);
SDOperand SP = DAG.getCopyFromReg(Chain, V8::O6, MVT::i32);
Chain = SP.getValue(1);
SDOperand Res = DAG.getNode(ISD::SUB, MVT::i32, SP, Size);
Chain = DAG.getCopyToReg(Chain, V8::O6, Res);
std::vector<MVT::ValueType> VTs(Op.Val->value_begin(), Op.Val->value_end());
std::vector<SDOperand> Ops;
Ops.push_back(Res);
Ops.push_back(Chain);
return DAG.getNode(ISD::MERGE_VALUES, VTs, Ops);
}
}
}
MachineBasicBlock *

19
lib/Target/SparcV8/SparcV8ISelDAGToDAG.cpp
View File

@ -136,6 +136,8 @@ SparcV8TargetLowering::SparcV8TargetLowering(TargetMachine &TM)
setOperationAction(ISD::SELECT_CC, MVT::f32, Custom);
setOperationAction(ISD::SELECT_CC, MVT::f64, Custom);
setOperationAction(ISD::DYNAMIC_STACKALLOC, MVT::i32, Custom);
// V8 has no intrinsics for these particular operations.
setOperationAction(ISD::MEMMOVE, MVT::Other, Expand);
setOperationAction(ISD::MEMSET, MVT::Other, Expand);
@ -699,7 +701,22 @@ LowerOperation(SDOperand Op, SelectionDAG &DAG) {
return DAG.getNode(Opc, TrueVal.getValueType(), TrueVal, FalseVal,
DAG.getConstant(CC, MVT::i32), CompareFlag);
}
}
case ISD::DYNAMIC_STACKALLOC: {
SDOperand Chain = Op.getOperand(0);
SDOperand Size = Op.getOperand(1);
SDOperand SP = DAG.getCopyFromReg(Chain, V8::O6, MVT::i32);
Chain = SP.getValue(1);
SDOperand Res = DAG.getNode(ISD::SUB, MVT::i32, SP, Size);
Chain = DAG.getCopyToReg(Chain, V8::O6, Res);
std::vector<MVT::ValueType> VTs(Op.Val->value_begin(), Op.Val->value_end());
std::vector<SDOperand> Ops;
Ops.push_back(Res);
Ops.push_back(Chain);
return DAG.getNode(ISD::MERGE_VALUES, VTs, Ops);
}
}
}
MachineBasicBlock *