6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-20 11:32:33 +00:00
Code Issues Projects Releases Wiki Activity

Fix a couple of bugs in permute/splat generate, thanks to Nate for actually

Browse Source 
figuring these out! :)


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@26904 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-03-20 18:26:51 +00:00
parent f255b81005
commit bd83afd3cd
2 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/PowerPC/PPCISelLowering.cpp
View File

@ -599,8 +599,6 @@ SDOperand PPCTargetLowering::LowerOperation(SDOperand Op, SelectionDAG &DAG) {
// Store the input value into Value#0 of the stack slot.
unsigned InSize = MVT::getSizeInBits(Op.getOperand(0).getValueType())/8;
FIdx = DAG.getNode(ISD::ADD, MVT::i32, FIdx,
DAG.getConstant(16-InSize, MVT::i32));
SDOperand Store = DAG.getNode(ISD::STORE, MVT::Other, DAG.getEntryNode(),
Op.getOperand(0), FIdx,DAG.getSrcValue(NULL));
return DAG.getNode(PPCISD::LVE_X, Op.getValueType(), Store, FIdx,

2
lib/Target/PowerPC/PPCInstrInfo.td
View File

@ -961,7 +961,7 @@ def VNMSUBFP: VAForm_1<47, (ops VRRC:$vD, VRRC:$vA, VRRC:$vB, VRRC:$vC),
Requires<[FPContractions]>;
def VPERM : VAForm_1<43, (ops VRRC:$vD, VRRC:$vA, VRRC:$vB, VRRC:$vC),
"vperm $vD, $vA, $vC, $vB", VecPerm,
"vperm $vD, $vA, $vB, $vC", VecPerm,
[(set VRRC:$vD,
(PPCvperm (v4f32 VRRC:$vA), VRRC:$vB, VRRC:$vC))]>;