6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-19 06:31:18 +00:00
Code Issues Projects Releases Wiki Activity

Add some comments.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@27133 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-03-25 23:00:56 +00:00
parent c985d828bc
commit c8e2c5561c
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/CodeGen/RegAllocLinearScan.cpp
View File

@ -539,6 +539,7 @@ void RA::assignRegOrStackSlotAtInterval(LiveInterval* cur)
DEBUG(std::cerr << "\tassigning stack slot at interval "<< *cur << ":\n"); DEBUG(std::cerr << "\tassigning stack slot at interval "<< *cur << ":\n");
// Find a register to spill.
float minWeight = float(HUGE_VAL); float minWeight = float(HUGE_VAL);
unsigned minReg = 0; unsigned minReg = 0;
for (TargetRegisterClass::iterator i = RC->allocation_order_begin(*mf_), for (TargetRegisterClass::iterator i = RC->allocation_order_begin(*mf_),
@ -549,6 +550,9 @@ void RA::assignRegOrStackSlotAtInterval(LiveInterval* cur)
minReg = reg; minReg = reg;
} }
} }
// If we didn't find a register that is spillable, try aliases?
// FIXME: assert(minReg && "Didn't find any reg!"); // FIXME: assert(minReg && "Didn't find any reg!");
DEBUG(std::cerr << "\t\tregister with min weight: " DEBUG(std::cerr << "\t\tregister with min weight: "
<< mri_->getName(minReg) << " (" << minWeight << ")\n"); << mri_->getName(minReg) << " (" << minWeight << ")\n");