6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 04:30:12 +00:00
Code Issues Projects Releases Wiki Activity

TargetInstrInfo::getNOPOpCode() has been replaced by a reference to V9::NOP.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15279 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Brian Gaeke 2004-07-27 17:43:24 +00:00
parent a376ee2d13
commit c998981505
2 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp
View File

@ -26,6 +26,7 @@
#include "RegAllocCommon.h"
#include "RegClass.h"
#include "../LiveVar/FunctionLiveVarInfo.h"
#include "../SparcV9InstrInfo.h"
#include "llvm/Constants.h"
#include "llvm/DerivedTypes.h"
#include "llvm/iPHINode.h"
@ -550,7 +551,7 @@ void PhyRegAlloc::updateMachineCode()
// instruction out of the delay slot). On cond2 we need
// to insert a nop in place of the moved instruction
if (cond2) {
MBB.insert(MII, BuildMI(TM.getInstrInfo()->getNOPOpCode(),1));
MBB.insert(MII, BuildMI(V9::NOP, 1));
}
}
else {

2
lib/Target/SparcV9/SparcV9PeepholeOpts.cpp
View File

@ -39,7 +39,7 @@ DeleteInstruction(MachineBasicBlock& mvec,
// to update the I-I maps.
//
assert(ndelay == 1 && "Not yet handling multiple-delay-slot targets");
BBI->replace(mii.getNOPOpCode(), 0);
BBI->replace(V9::NOP, 0);
return;
}
}