mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-04-10 08:40:41 +00:00
Move findTiedToSrcOperand to TargetInstrDescriptor.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@32366 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
6ec10ef00c
commit
cc22a7a2ad
@ -139,6 +139,10 @@ public:
|
||||
}
|
||||
return -1;
|
||||
}
|
||||
|
||||
/// findTiedToSrcOperand - Returns the operand that is tied to the specified
|
||||
/// dest operand. Returns -1 if there isn't one.
|
||||
int findTiedToSrcOperand(unsigned OpNum) const;
|
||||
};
|
||||
|
||||
|
||||
@ -257,11 +261,6 @@ public:
|
||||
return get(Opcode).getOperandConstraint(OpNum, Constraint);
|
||||
}
|
||||
|
||||
/// findTiedToSrcOperand - Returns the operand that is tied to the specified
|
||||
/// dest operand. Returns -1 if there isn't one.
|
||||
int findTiedToSrcOperand(const TargetInstrDescriptor *TID,
|
||||
unsigned OpNum) const;
|
||||
|
||||
/// getDWARF_LABELOpcode - Return the opcode of the target's DWARF_LABEL
|
||||
/// instruction if it has one. This is used by codegen passes that update
|
||||
/// DWARF line number info as they modify the code.
|
||||
|
@ -198,8 +198,7 @@ void RegAllocSimple::AllocateBasicBlock(MachineBasicBlock &MBB) {
|
||||
unsigned physReg = Virt2PhysRegMap[virtualReg];
|
||||
if (physReg == 0) {
|
||||
if (op.isDef()) {
|
||||
int TiedOp = TM->getInstrInfo()->
|
||||
findTiedToSrcOperand(MI->getInstrDescriptor(), i);
|
||||
int TiedOp = MI->getInstrDescriptor()->findTiedToSrcOperand(i);
|
||||
if (TiedOp == -1) {
|
||||
physReg = getFreeReg(virtualReg);
|
||||
} else {
|
||||
|
@ -99,7 +99,7 @@ void VirtRegMap::virtFolded(unsigned VirtReg, MachineInstr *OldMI,
|
||||
ModRef MRInfo;
|
||||
const TargetInstrDescriptor *TID = OldMI->getInstrDescriptor();
|
||||
if (TID->getOperandConstraint(OpNo, TOI::TIED_TO) != -1 ||
|
||||
TII.findTiedToSrcOperand(TID, OpNo) != -1) {
|
||||
TID->findTiedToSrcOperand(OpNo) != -1) {
|
||||
// Folded a two-address operand.
|
||||
MRInfo = isModRef;
|
||||
} else if (OldMI->getOperand(OpNo).isDef()) {
|
||||
@ -851,7 +851,7 @@ void LocalSpiller::RewriteMBB(MachineBasicBlock &MBB, VirtRegMap &VRM) {
|
||||
// If this def is part of a two-address operand, make sure to execute
|
||||
// the store from the correct physical register.
|
||||
unsigned PhysReg;
|
||||
int TiedOp = TII->findTiedToSrcOperand(MI.getInstrDescriptor(), i);
|
||||
int TiedOp = MI.getInstrDescriptor()->findTiedToSrcOperand(i);
|
||||
if (TiedOp != -1)
|
||||
PhysReg = MI.getOperand(TiedOp).getReg();
|
||||
else {
|
||||
|
@ -17,6 +17,19 @@
|
||||
#include "llvm/DerivedTypes.h"
|
||||
using namespace llvm;
|
||||
|
||||
/// findTiedToSrcOperand - Returns the operand that is tied to the specified
|
||||
/// dest operand. Returns -1 if there isn't one.
|
||||
int TargetInstrDescriptor::findTiedToSrcOperand(unsigned OpNum) const {
|
||||
for (unsigned i = 0, e = numOperands; i != e; ++i) {
|
||||
if (i == OpNum)
|
||||
continue;
|
||||
if (getOperandConstraint(i, TOI::TIED_TO) == (int)OpNum)
|
||||
return i;
|
||||
}
|
||||
return -1;
|
||||
}
|
||||
|
||||
|
||||
TargetInstrInfo::TargetInstrInfo(const TargetInstrDescriptor* Desc,
|
||||
unsigned numOpcodes)
|
||||
: desc(Desc), NumOpcodes(numOpcodes) {
|
||||
@ -25,20 +38,6 @@ TargetInstrInfo::TargetInstrInfo(const TargetInstrDescriptor* Desc,
|
||||
TargetInstrInfo::~TargetInstrInfo() {
|
||||
}
|
||||
|
||||
/// findTiedToSrcOperand - Returns the operand that is tied to the specified
|
||||
/// dest operand. Returns -1 if there isn't one.
|
||||
int TargetInstrInfo::findTiedToSrcOperand(const TargetInstrDescriptor *TID,
|
||||
unsigned OpNum) const {
|
||||
for (unsigned i = 0, e = TID->numOperands; i != e; ++i) {
|
||||
if (i == OpNum)
|
||||
continue;
|
||||
if (TID->getOperandConstraint(i, TOI::TIED_TO) == (int)OpNum)
|
||||
return i;
|
||||
}
|
||||
return -1;
|
||||
}
|
||||
|
||||
|
||||
// commuteInstruction - The default implementation of this method just exchanges
|
||||
// operand 1 and 2.
|
||||
MachineInstr *TargetInstrInfo::commuteInstruction(MachineInstr *MI) const {
|
||||
|
Loading…
x
Reference in New Issue
Block a user