6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-17 21:29:20 +00:00
Code Issues Projects Releases Wiki Activity

Add tests for performing GVNPRE on the three vector-specific instructions.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37744 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Owen Anderson 2007-06-27 04:06:32 +00:00
parent 75611fb4e6
commit cc389e016c
3 changed files with 54 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
test/Transforms/GVNPRE/extractelement.ll Normal file
View File

@ -0,0 +1,18 @@
; RUN: llvm-as < %s | opt -gvnpre | llvm-dis | grep b.gvnpre
define i32 @extract() {
entry: ; preds = %cond_false, %entry
%foo = add <2 x i32> < i32 1, i32 1 >, < i32 1, i32 1 >
br i1 true, label %cond_true, label %cond_false
cond_true:
br label %end
cond_false:
%a = extractelement <2 x i32> %foo, i32 0
br label %end
end:
%b = extractelement <2 x i32> %foo, i32 0
ret i32 %b
}

18
test/Transforms/GVNPRE/insertelement.ll Normal file
View File

@ -0,0 +1,18 @@
; RUN: llvm-as < %s | opt -gvnpre | llvm-dis | grep b.gvnpre
define i32 @extract() {
entry: ; preds = %cond_false, %entry
%foo = add <2 x i32> < i32 1, i32 1 >, < i32 1, i32 1 >
br i1 true, label %cond_true, label %cond_false
cond_true:
br label %end
cond_false:
%a = insertelement <2 x i32> %foo, i32 0, i32 3
br label %end
end:
%b = insertelement <2 x i32> %foo, i32 0, i32 3
ret i32 0
}

18
test/Transforms/GVNPRE/shufflevector.ll Normal file
View File

@ -0,0 +1,18 @@
; RUN: llvm-as < %s | opt -gvnpre | llvm-dis | grep b.gvnpre
define i32 @extract() {
entry: ; preds = %cond_false, %entry
%foo = add <2 x i32> < i32 1, i32 1 >, < i32 1, i32 1 >
br i1 true, label %cond_true, label %cond_false
cond_true:
br label %end
cond_false:
%a = shufflevector <2 x i32> %foo, <2 x i32> undef, <2 x i32> < i32 0, i32 1 >
br label %end
end:
%b = shufflevector <2 x i32> %foo, <2 x i32> undef, <2 x i32> < i32 0, i32 1 >
ret i32 0
}