6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-21 06:30:16 +00:00
Code Issues Projects Releases Wiki Activity

Rename some regalloc fields

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@4346 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2002-10-28 19:43:23 +00:00
parent 4e3be2f728
commit ccdf23ebbb
2 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/CodeGen/RegAlloc/PhyRegAlloc.h
View File

@ -51,8 +51,8 @@ class LoopInfo;
//---------------------------------------------------------------------------- //----------------------------------------------------------------------------
struct AddedInstrns { struct AddedInstrns {
std::vector<MachineInstr*> InstrnsBefore;// Added insts BEFORE an existing inst std::vector<MachineInstr*> InstrnsBefore;//Insts added BEFORE an existing inst
std::vector<MachineInstr*> InstrnsAfter; // Added insts AFTER an existing inst std::vector<MachineInstr*> InstrnsAfter; //Insts added AFTER an existing inst
}; };
typedef std::map<const MachineInstr *, AddedInstrns> AddedInstrMapType; typedef std::map<const MachineInstr *, AddedInstrns> AddedInstrMapType;
@ -70,8 +70,8 @@ class PhyRegAlloc: public NonCopyable {
std::vector<RegClass *> RegClassList; // vector of register classes std::vector<RegClass *> RegClassList; // vector of register classes
const TargetMachine &TM; // target machine const TargetMachine &TM; // target machine
const Function *Meth; // name of the function we work on const Function *Fn; // name of the function we work on
MachineFunction &mcInfo; // descriptor for method's native code MachineFunction &MF; // descriptor for method's native code
FunctionLiveVarInfo *const LVI; // LV information for this method FunctionLiveVarInfo *const LVI; // LV information for this method
// (already computed for BBs) // (already computed for BBs)
LiveRangeInfo LRI; // LR info (will be computed) LiveRangeInfo LRI; // LR info (will be computed)

8
lib/Target/SparcV9/RegAlloc/PhyRegAlloc.h
View File

@ -51,8 +51,8 @@ class LoopInfo;
//---------------------------------------------------------------------------- //----------------------------------------------------------------------------
struct AddedInstrns { struct AddedInstrns {
std::vector<MachineInstr*> InstrnsBefore;// Added insts BEFORE an existing inst std::vector<MachineInstr*> InstrnsBefore;//Insts added BEFORE an existing inst
std::vector<MachineInstr*> InstrnsAfter; // Added insts AFTER an existing inst std::vector<MachineInstr*> InstrnsAfter; //Insts added AFTER an existing inst
}; };
typedef std::map<const MachineInstr *, AddedInstrns> AddedInstrMapType; typedef std::map<const MachineInstr *, AddedInstrns> AddedInstrMapType;
@ -70,8 +70,8 @@ class PhyRegAlloc: public NonCopyable {
std::vector<RegClass *> RegClassList; // vector of register classes std::vector<RegClass *> RegClassList; // vector of register classes
const TargetMachine &TM; // target machine const TargetMachine &TM; // target machine
const Function *Meth; // name of the function we work on const Function *Fn; // name of the function we work on
MachineFunction &mcInfo; // descriptor for method's native code MachineFunction &MF; // descriptor for method's native code
FunctionLiveVarInfo *const LVI; // LV information for this method FunctionLiveVarInfo *const LVI; // LV information for this method
// (already computed for BBs) // (already computed for BBs)
LiveRangeInfo LRI; // LR info (will be computed) LiveRangeInfo LRI; // LR info (will be computed)