6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-12 13:30:51 +00:00
Code Issues Projects Releases Wiki Activity

Fold (add x, shl(0 - y, n)) -> sub(x, shl(y, n)), to simplify some code

Browse Source 
that SCEVExpander can produce when running on behalf of LSR.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@93949 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2010-01-19 23:30:49 +00:00
parent cb9a6aab02
commit cd9e155755
2 changed files with 37 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
lib/CodeGen/SelectionDAG/DAGCombiner.cpp
View File

@ -1088,6 +1088,26 @@ SDValue DAGCombiner::visitADD(SDNode *N) {
if (Result.getNode()) return Result;
}
// fold (add x, shl(0 - y, n)) -> sub(x, shl(y, n))
if (N1.getOpcode() == ISD::SHL &&
N1.getOperand(0).getOpcode() == ISD::SUB)
if (ConstantSDNode *C =
dyn_cast<ConstantSDNode>(N1.getOperand(0).getOperand(0)))
if (C->getAPIntValue() == 0)
return DAG.getNode(ISD::SUB, N->getDebugLoc(), VT, N0,
DAG.getNode(ISD::SHL, N->getDebugLoc(), VT,
N1.getOperand(0).getOperand(1),
N1.getOperand(1)));
if (N0.getOpcode() == ISD::SHL &&
N0.getOperand(0).getOpcode() == ISD::SUB)
if (ConstantSDNode *C =
dyn_cast<ConstantSDNode>(N0.getOperand(0).getOperand(0)))
if (C->getAPIntValue() == 0)
return DAG.getNode(ISD::SUB, N->getDebugLoc(), VT, N1,
DAG.getNode(ISD::SHL, N->getDebugLoc(), VT,
N0.getOperand(0).getOperand(1),
N0.getOperand(1)));
return SDValue();
}

17
test/CodeGen/X86/neg-shl-add.ll Normal file
View File

@ -0,0 +1,17 @@
; RUN: llc -march=x86-64 < %s | not grep negq
; These sequences don't need neg instructions; they can be done with
; a single shift and sub each.
define i64 @foo(i64 %x, i64 %y, i64 %n) nounwind {
%a = sub i64 0, %y
%b = shl i64 %a, %n
%c = add i64 %b, %x
ret i64 %c
}
define i64 @boo(i64 %x, i64 %y, i64 %n) nounwind {
%a = sub i64 0, %y
%b = shl i64 %a, %n
%c = add i64 %x, %b
ret i64 %c
}