6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-12 16:29:31 +00:00
Code Issues Projects Releases Wiki Activity

For now, restrict FastISel to instructions that only involve one

Browse Source 
register class.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55008 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2008-08-19 20:58:14 +00:00
parent d1d2ee8ccb
commit cf711aa5b6
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
utils/TableGen/FastISelEmitter.cpp
View File

@ -62,7 +62,8 @@ struct OperandsSignature {
///
bool initialize(TreePatternNode *InstPatNode,
const CodeGenTarget &Target,
MVT::SimpleValueType VT) {
MVT::SimpleValueType VT,
const CodeGenRegisterClass *DstRC) {
for (unsigned i = 0, e = InstPatNode->getNumChildren(); i != e; ++i) {
TreePatternNode *Op = InstPatNode->getChild(i);
if (!Op->isLeaf())
@ -82,6 +83,9 @@ struct OperandsSignature {
const CodeGenRegisterClass *RC = &Target.getRegisterClass(OpLeafRec);
if (!RC)
return false;
// For now, all the operands must have the same register class.
if (DstRC != RC)
return false;
// For now, all the operands must have the same type.
if (Op->getTypeNum(0) != VT)
return false;
@ -230,7 +234,7 @@ void FastISelEmitter::run(std::ostream &OS) {
// Check all the operands.
OperandsSignature Operands;
if (!Operands.initialize(InstPatNode, Target, VT))
if (!Operands.initialize(InstPatNode, Target, VT, DstRC))
continue;
// If it's not a known signature, ignore it.