6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 20:32:21 +00:00
Code Issues Projects Releases Wiki Activity

As Dan pointed out, movzbl, movsbl, and friends are nicer than their alias

Browse Source 
(movzx/movsx) because they give more information. Revert that part of the patch.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@129498 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling 2011-04-14 01:46:37 +00:00
parent c6df9883da
commit d336de318e
29 changed files with 112 additions and 121 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
lib/Target/X86/X86InstrInfo.td
View File

@ -1546,21 +1546,21 @@ def : InstAlias<"movq $src, $dst",
def : InstAlias<"movsd", (MOVSD)>; def : InstAlias<"movsd", (MOVSD)>;
// movsx aliases // movsx aliases
def : InstAlias<"movsx $src, $dst", (MOVSX16rr8W GR16:$dst, GR8:$src)>; def : InstAlias<"movsx $src, $dst", (MOVSX16rr8W GR16:$dst, GR8:$src), 0>;
def : InstAlias<"movsx $src, $dst", (MOVSX16rm8W GR16:$dst, i8mem:$src)>; def : InstAlias<"movsx $src, $dst", (MOVSX16rm8W GR16:$dst, i8mem:$src), 0>;
def : InstAlias<"movsx $src, $dst", (MOVSX32rr8 GR32:$dst, GR8:$src)>; def : InstAlias<"movsx $src, $dst", (MOVSX32rr8 GR32:$dst, GR8:$src), 0>;
def : InstAlias<"movsx $src, $dst", (MOVSX32rr16 GR32:$dst, GR16:$src)>; def : InstAlias<"movsx $src, $dst", (MOVSX32rr16 GR32:$dst, GR16:$src), 0>;
def : InstAlias<"movsx $src, $dst", (MOVSX64rr8 GR64:$dst, GR8:$src)>; def : InstAlias<"movsx $src, $dst", (MOVSX64rr8 GR64:$dst, GR8:$src), 0>;
def : InstAlias<"movsx $src, $dst", (MOVSX64rr16 GR64:$dst, GR16:$src)>; def : InstAlias<"movsx $src, $dst", (MOVSX64rr16 GR64:$dst, GR16:$src), 0>;
def : InstAlias<"movsx $src, $dst", (MOVSX64rr32 GR64:$dst, GR32:$src)>; def : InstAlias<"movsx $src, $dst", (MOVSX64rr32 GR64:$dst, GR32:$src), 0>;
// movzx aliases // movzx aliases
def : InstAlias<"movzx $src, $dst", (MOVZX16rr8W GR16:$dst, GR8:$src)>; def : InstAlias<"movzx $src, $dst", (MOVZX16rr8W GR16:$dst, GR8:$src), 0>;
def : InstAlias<"movzx $src, $dst", (MOVZX16rm8W GR16:$dst, i8mem:$src)>; def : InstAlias<"movzx $src, $dst", (MOVZX16rm8W GR16:$dst, i8mem:$src), 0>;
def : InstAlias<"movzx $src, $dst", (MOVZX32rr8 GR32:$dst, GR8:$src)>; def : InstAlias<"movzx $src, $dst", (MOVZX32rr8 GR32:$dst, GR8:$src), 0>;
def : InstAlias<"movzx $src, $dst", (MOVZX32rr16 GR32:$dst, GR16:$src)>; def : InstAlias<"movzx $src, $dst", (MOVZX32rr16 GR32:$dst, GR16:$src), 0>;
def : InstAlias<"movzx $src, $dst", (MOVZX64rr8_Q GR64:$dst, GR8:$src)>; def : InstAlias<"movzx $src, $dst", (MOVZX64rr8_Q GR64:$dst, GR8:$src), 0>;
def : InstAlias<"movzx $src, $dst", (MOVZX64rr16_Q GR64:$dst, GR16:$src)>; def : InstAlias<"movzx $src, $dst", (MOVZX64rr16_Q GR64:$dst, GR16:$src), 0>;
// Note: No GR32->GR64 movzx form. // Note: No GR32->GR64 movzx form.
// outb %dx -> outb %al, %dx // outb %dx -> outb %al, %dx

2
test/CodeGen/X86/2006-11-17-IllegalMove.ll
View File

@ -1,6 +1,6 @@
; RUN: llc < %s -march=x86-64 > %t ; RUN: llc < %s -march=x86-64 > %t
; RUN: grep movb %t | count 2 ; RUN: grep movb %t | count 2
; RUN: grep {movzx} %t ; RUN: grep {movzb\[wl\]} %t
define void @handle_vector_size_attribute() nounwind { define void @handle_vector_size_attribute() nounwind {

2
test/CodeGen/X86/2007-08-10-SignExtSubreg.ll
View File

@ -1,4 +1,4 @@
; RUN: llc < %s -march=x86 | grep {movsx} ; RUN: llc < %s -march=x86 | grep {movsbl}
@X = global i32 0 ; <i32*> [#uses=1] @X = global i32 0 ; <i32*> [#uses=1]

7
test/CodeGen/X86/2008-08-17-UComiCodeGenBug.ll
View File

@ -1,10 +1,9 @@
; RUN: llc < %s -mtriple=x86_64-apple-darwin | FileCheck %s ; RUN: llc < %s -mtriple=x86_64-apple-darwin | grep movzbl
define i32 @foo(<4 x float> %a, <4 x float> %b) nounwind { define i32 @foo(<4 x float> %a, <4 x float> %b) nounwind {
entry: entry:
; CHECK: movzx tail call i32 @llvm.x86.sse.ucomige.ss( <4 x float> %a, <4 x float> %b ) nounwind readnone
tail call i32 @llvm.x86.sse.ucomige.ss( <4 x float> %a, <4 x float> %b ) nounwind readnone ret i32 %0
ret i32 %0
} }
declare i32 @llvm.x86.sse.ucomige.ss(<4 x float>, <4 x float>) nounwind readnone declare i32 @llvm.x86.sse.ucomige.ss(<4 x float>, <4 x float>) nounwind readnone

13
test/CodeGen/X86/2009-06-05-VZextByteShort.ll
View File

@ -1,8 +1,9 @@
; RUN: llc < %s -march=x86 -mattr=+mmx,+sse2 | FileCheck %s ; RUN: llc < %s -march=x86 -mattr=+mmx,+sse2 > %t1
; RUN: grep movzwl %t1 | count 2
; RUN: grep movzbl %t1 | count 2
; RUN: grep movd %t1 | count 4
define <4 x i16> @a(i32* %x1) nounwind { define <4 x i16> @a(i32* %x1) nounwind {
; CHECK: movzx
; CHECK-NEXT: movd
%x2 = load i32* %x1 %x2 = load i32* %x1
%x3 = lshr i32 %x2, 1 %x3 = lshr i32 %x2, 1
%x = trunc i32 %x3 to i16 %x = trunc i32 %x3 to i16
@ -11,8 +12,6 @@ define <4 x i16> @a(i32* %x1) nounwind {
} }
define <8 x i16> @b(i32* %x1) nounwind { define <8 x i16> @b(i32* %x1) nounwind {
; CHECK: movzx
; CHECK-NEXT: movd
%x2 = load i32* %x1 %x2 = load i32* %x1
%x3 = lshr i32 %x2, 1 %x3 = lshr i32 %x2, 1
%x = trunc i32 %x3 to i16 %x = trunc i32 %x3 to i16
@ -21,8 +20,6 @@ define <8 x i16> @b(i32* %x1) nounwind {
} }
define <8 x i8> @c(i32* %x1) nounwind { define <8 x i8> @c(i32* %x1) nounwind {
; CHECK: movzx
; CHECK-NEXT: movd
%x2 = load i32* %x1 %x2 = load i32* %x1
%x3 = lshr i32 %x2, 1 %x3 = lshr i32 %x2, 1
%x = trunc i32 %x3 to i8 %x = trunc i32 %x3 to i8
@ -31,8 +28,6 @@ define <8 x i8> @c(i32* %x1) nounwind {
} }
define <16 x i8> @d(i32* %x1) nounwind { define <16 x i8> @d(i32* %x1) nounwind {
; CHECK: movzx
; CHECK-NEXT: movd
%x2 = load i32* %x1 %x2 = load i32* %x1
%x3 = lshr i32 %x2, 1 %x3 = lshr i32 %x2, 1
%x = trunc i32 %x3 to i8 %x = trunc i32 %x3 to i8

6
test/CodeGen/X86/anyext.ll
View File

@ -1,10 +1,8 @@
; RUN: llc < %s -march=x86-64 | FileCheck %s ; RUN: llc < %s -march=x86-64 | grep movzbl | count 2
; Use movzbl (aliased as movzx) to avoid partial-register updates. ; Use movzbl to avoid partial-register updates.
define i32 @foo(i32 %p, i8 zeroext %x) nounwind { define i32 @foo(i32 %p, i8 zeroext %x) nounwind {
; CHECK: movzx %dil, %eax
; CHECK: movzx %al, %eax
%q = trunc i32 %p to i8 %q = trunc i32 %p to i8
%r = udiv i8 %q, %x %r = udiv i8 %q, %x
%s = zext i8 %r to i32 %s = zext i8 %r to i32

64
test/CodeGen/X86/avx-intrinsics-x86.ll
View File

@ -75,7 +75,7 @@ declare <2 x double> @llvm.x86.sse2.cmp.sd(<2 x double>, <2 x double>, i8) nounw
define i32 @test_x86_sse2_comieq_sd(<2 x double> %a0, <2 x double> %a1) { define i32 @test_x86_sse2_comieq_sd(<2 x double> %a0, <2 x double> %a1) {
; CHECK: vcomisd ; CHECK: vcomisd
; CHECK: sete ; CHECK: sete
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse2.comieq.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse2.comieq.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -85,7 +85,7 @@ declare i32 @llvm.x86.sse2.comieq.sd(<2 x double>, <2 x double>) nounwind readno
define i32 @test_x86_sse2_comige_sd(<2 x double> %a0, <2 x double> %a1) { define i32 @test_x86_sse2_comige_sd(<2 x double> %a0, <2 x double> %a1) {
; CHECK: vcomisd ; CHECK: vcomisd
; CHECK: setae ; CHECK: setae
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse2.comige.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse2.comige.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -95,7 +95,7 @@ declare i32 @llvm.x86.sse2.comige.sd(<2 x double>, <2 x double>) nounwind readno
define i32 @test_x86_sse2_comigt_sd(<2 x double> %a0, <2 x double> %a1) { define i32 @test_x86_sse2_comigt_sd(<2 x double> %a0, <2 x double> %a1) {
; CHECK: vcomisd ; CHECK: vcomisd
; CHECK: seta ; CHECK: seta
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse2.comigt.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse2.comigt.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -105,7 +105,7 @@ declare i32 @llvm.x86.sse2.comigt.sd(<2 x double>, <2 x double>) nounwind readno
define i32 @test_x86_sse2_comile_sd(<2 x double> %a0, <2 x double> %a1) { define i32 @test_x86_sse2_comile_sd(<2 x double> %a0, <2 x double> %a1) {
; CHECK: vcomisd ; CHECK: vcomisd
; CHECK: setbe ; CHECK: setbe
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse2.comile.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse2.comile.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -125,7 +125,7 @@ declare i32 @llvm.x86.sse2.comilt.sd(<2 x double>, <2 x double>) nounwind readno
define i32 @test_x86_sse2_comineq_sd(<2 x double> %a0, <2 x double> %a1) { define i32 @test_x86_sse2_comineq_sd(<2 x double> %a0, <2 x double> %a1) {
; CHECK: vcomisd ; CHECK: vcomisd
; CHECK: setne ; CHECK: setne
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse2.comineq.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse2.comineq.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -786,7 +786,7 @@ declare <2 x double> @llvm.x86.sse2.sub.sd(<2 x double>, <2 x double>) nounwind
define i32 @test_x86_sse2_ucomieq_sd(<2 x double> %a0, <2 x double> %a1) { define i32 @test_x86_sse2_ucomieq_sd(<2 x double> %a0, <2 x double> %a1) {
; CHECK: vucomisd ; CHECK: vucomisd
; CHECK: sete ; CHECK: sete
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse2.ucomieq.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse2.ucomieq.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -796,7 +796,7 @@ declare i32 @llvm.x86.sse2.ucomieq.sd(<2 x double>, <2 x double>) nounwind readn
define i32 @test_x86_sse2_ucomige_sd(<2 x double> %a0, <2 x double> %a1) { define i32 @test_x86_sse2_ucomige_sd(<2 x double> %a0, <2 x double> %a1) {
; CHECK: vucomisd ; CHECK: vucomisd
; CHECK: setae ; CHECK: setae
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse2.ucomige.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse2.ucomige.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -806,7 +806,7 @@ declare i32 @llvm.x86.sse2.ucomige.sd(<2 x double>, <2 x double>) nounwind readn
define i32 @test_x86_sse2_ucomigt_sd(<2 x double> %a0, <2 x double> %a1) { define i32 @test_x86_sse2_ucomigt_sd(<2 x double> %a0, <2 x double> %a1) {
; CHECK: vucomisd ; CHECK: vucomisd
; CHECK: seta ; CHECK: seta
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse2.ucomigt.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse2.ucomigt.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -816,7 +816,7 @@ declare i32 @llvm.x86.sse2.ucomigt.sd(<2 x double>, <2 x double>) nounwind readn
define i32 @test_x86_sse2_ucomile_sd(<2 x double> %a0, <2 x double> %a1) { define i32 @test_x86_sse2_ucomile_sd(<2 x double> %a0, <2 x double> %a1) {
; CHECK: vucomisd ; CHECK: vucomisd
; CHECK: setbe ; CHECK: setbe
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse2.ucomile.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse2.ucomile.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -835,7 +835,7 @@ declare i32 @llvm.x86.sse2.ucomilt.sd(<2 x double>, <2 x double>) nounwind readn
define i32 @test_x86_sse2_ucomineq_sd(<2 x double> %a0, <2 x double> %a1) { define i32 @test_x86_sse2_ucomineq_sd(<2 x double> %a0, <2 x double> %a1) {
; CHECK: vucomisd ; CHECK: vucomisd
; CHECK: setne ; CHECK: setne
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse2.ucomineq.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse2.ucomineq.sd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -1192,7 +1192,7 @@ declare i32 @llvm.x86.sse41.ptestc(<4 x float>, <4 x float>) nounwind readnone
define i32 @test_x86_sse41_ptestnzc(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_sse41_ptestnzc(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vptest ; CHECK: vptest
; CHECK: seta ; CHECK: seta
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse41.ptestnzc(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse41.ptestnzc(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -1202,7 +1202,7 @@ declare i32 @llvm.x86.sse41.ptestnzc(<4 x float>, <4 x float>) nounwind readnone
define i32 @test_x86_sse41_ptestz(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_sse41_ptestz(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vptest ; CHECK: vptest
; CHECK: sete ; CHECK: sete
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse41.ptestz(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse41.ptestz(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -1414,7 +1414,7 @@ declare <4 x float> @llvm.x86.sse.cmp.ss(<4 x float>, <4 x float>, i8) nounwind
define i32 @test_x86_sse_comieq_ss(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_sse_comieq_ss(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vcomiss ; CHECK: vcomiss
; CHECK: sete ; CHECK: sete
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse.comieq.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse.comieq.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -1424,7 +1424,7 @@ declare i32 @llvm.x86.sse.comieq.ss(<4 x float>, <4 x float>) nounwind readnone
define i32 @test_x86_sse_comige_ss(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_sse_comige_ss(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vcomiss ; CHECK: vcomiss
; CHECK: setae ; CHECK: setae
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse.comige.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse.comige.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -1434,7 +1434,7 @@ declare i32 @llvm.x86.sse.comige.ss(<4 x float>, <4 x float>) nounwind readnone
define i32 @test_x86_sse_comigt_ss(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_sse_comigt_ss(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vcomiss ; CHECK: vcomiss
; CHECK: seta ; CHECK: seta
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse.comigt.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse.comigt.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -1444,7 +1444,7 @@ declare i32 @llvm.x86.sse.comigt.ss(<4 x float>, <4 x float>) nounwind readnone
define i32 @test_x86_sse_comile_ss(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_sse_comile_ss(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vcomiss ; CHECK: vcomiss
; CHECK: setbe ; CHECK: setbe
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse.comile.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse.comile.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -1463,7 +1463,7 @@ declare i32 @llvm.x86.sse.comilt.ss(<4 x float>, <4 x float>) nounwind readnone
define i32 @test_x86_sse_comineq_ss(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_sse_comineq_ss(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vcomiss ; CHECK: vcomiss
; CHECK: setne ; CHECK: setne
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse.comineq.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse.comineq.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -1655,7 +1655,7 @@ declare <4 x float> @llvm.x86.sse.sub.ss(<4 x float>, <4 x float>) nounwind read
define i32 @test_x86_sse_ucomieq_ss(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_sse_ucomieq_ss(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vucomiss ; CHECK: vucomiss
; CHECK: sete ; CHECK: sete
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse.ucomieq.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse.ucomieq.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -1665,7 +1665,7 @@ declare i32 @llvm.x86.sse.ucomieq.ss(<4 x float>, <4 x float>) nounwind readnone
define i32 @test_x86_sse_ucomige_ss(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_sse_ucomige_ss(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vucomiss ; CHECK: vucomiss
; CHECK: setae ; CHECK: setae
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse.ucomige.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse.ucomige.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -1675,7 +1675,7 @@ declare i32 @llvm.x86.sse.ucomige.ss(<4 x float>, <4 x float>) nounwind readnone
define i32 @test_x86_sse_ucomigt_ss(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_sse_ucomigt_ss(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vucomiss ; CHECK: vucomiss
; CHECK: seta ; CHECK: seta
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse.ucomigt.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse.ucomigt.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -1685,7 +1685,7 @@ declare i32 @llvm.x86.sse.ucomigt.ss(<4 x float>, <4 x float>) nounwind readnone
define i32 @test_x86_sse_ucomile_ss(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_sse_ucomile_ss(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vucomiss ; CHECK: vucomiss
; CHECK: setbe ; CHECK: setbe
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse.ucomile.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse.ucomile.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -1704,7 +1704,7 @@ declare i32 @llvm.x86.sse.ucomilt.ss(<4 x float>, <4 x float>) nounwind readnone
define i32 @test_x86_sse_ucomineq_ss(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_sse_ucomineq_ss(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vucomiss ; CHECK: vucomiss
; CHECK: setne ; CHECK: setne
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.sse.ucomineq.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.sse.ucomineq.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -2179,7 +2179,7 @@ declare i32 @llvm.x86.avx.ptestc.256(<4 x i64>, <4 x i64>) nounwind readnone
define i32 @test_x86_avx_ptestnzc_256(<4 x i64> %a0, <4 x i64> %a1) { define i32 @test_x86_avx_ptestnzc_256(<4 x i64> %a0, <4 x i64> %a1) {
; CHECK: vptest ; CHECK: vptest
; CHECK: seta ; CHECK: seta
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.avx.ptestnzc.256(<4 x i64> %a0, <4 x i64> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.avx.ptestnzc.256(<4 x i64> %a0, <4 x i64> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -2189,7 +2189,7 @@ declare i32 @llvm.x86.avx.ptestnzc.256(<4 x i64>, <4 x i64>) nounwind readnone
define i32 @test_x86_avx_ptestz_256(<4 x i64> %a0, <4 x i64> %a1) { define i32 @test_x86_avx_ptestz_256(<4 x i64> %a0, <4 x i64> %a1) {
; CHECK: vptest ; CHECK: vptest
; CHECK: sete ; CHECK: sete
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.avx.ptestz.256(<4 x i64> %a0, <4 x i64> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.avx.ptestz.256(<4 x i64> %a0, <4 x i64> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -2483,7 +2483,7 @@ declare i32 @llvm.x86.avx.vtestc.ps.256(<8 x float>, <8 x float>) nounwind readn
define i32 @test_x86_avx_vtestnzc_pd(<2 x double> %a0, <2 x double> %a1) { define i32 @test_x86_avx_vtestnzc_pd(<2 x double> %a0, <2 x double> %a1) {
; CHECK: vtestpd ; CHECK: vtestpd
; CHECK: seta ; CHECK: seta
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.avx.vtestnzc.pd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.avx.vtestnzc.pd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -2493,7 +2493,7 @@ declare i32 @llvm.x86.avx.vtestnzc.pd(<2 x double>, <2 x double>) nounwind readn
define i32 @test_x86_avx_vtestnzc_pd_256(<4 x double> %a0, <4 x double> %a1) { define i32 @test_x86_avx_vtestnzc_pd_256(<4 x double> %a0, <4 x double> %a1) {
; CHECK: vtestpd ; CHECK: vtestpd
; CHECK: seta ; CHECK: seta
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.avx.vtestnzc.pd.256(<4 x double> %a0, <4 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.avx.vtestnzc.pd.256(<4 x double> %a0, <4 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -2503,7 +2503,7 @@ declare i32 @llvm.x86.avx.vtestnzc.pd.256(<4 x double>, <4 x double>) nounwind r
define i32 @test_x86_avx_vtestnzc_ps(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_avx_vtestnzc_ps(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vtestps ; CHECK: vtestps
; CHECK: seta ; CHECK: seta
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.avx.vtestnzc.ps(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.avx.vtestnzc.ps(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -2513,7 +2513,7 @@ declare i32 @llvm.x86.avx.vtestnzc.ps(<4 x float>, <4 x float>) nounwind readnon
define i32 @test_x86_avx_vtestnzc_ps_256(<8 x float> %a0, <8 x float> %a1) { define i32 @test_x86_avx_vtestnzc_ps_256(<8 x float> %a0, <8 x float> %a1) {
; CHECK: vtestps ; CHECK: vtestps
; CHECK: seta ; CHECK: seta
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.avx.vtestnzc.ps.256(<8 x float> %a0, <8 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.avx.vtestnzc.ps.256(<8 x float> %a0, <8 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -2523,7 +2523,7 @@ declare i32 @llvm.x86.avx.vtestnzc.ps.256(<8 x float>, <8 x float>) nounwind rea
define i32 @test_x86_avx_vtestz_pd(<2 x double> %a0, <2 x double> %a1) { define i32 @test_x86_avx_vtestz_pd(<2 x double> %a0, <2 x double> %a1) {
; CHECK: vtestpd ; CHECK: vtestpd
; CHECK: sete ; CHECK: sete
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.avx.vtestz.pd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.avx.vtestz.pd(<2 x double> %a0, <2 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -2533,7 +2533,7 @@ declare i32 @llvm.x86.avx.vtestz.pd(<2 x double>, <2 x double>) nounwind readnon
define i32 @test_x86_avx_vtestz_pd_256(<4 x double> %a0, <4 x double> %a1) { define i32 @test_x86_avx_vtestz_pd_256(<4 x double> %a0, <4 x double> %a1) {
; CHECK: vtestpd ; CHECK: vtestpd
; CHECK: sete ; CHECK: sete
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.avx.vtestz.pd.256(<4 x double> %a0, <4 x double> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.avx.vtestz.pd.256(<4 x double> %a0, <4 x double> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -2543,7 +2543,7 @@ declare i32 @llvm.x86.avx.vtestz.pd.256(<4 x double>, <4 x double>) nounwind rea
define i32 @test_x86_avx_vtestz_ps(<4 x float> %a0, <4 x float> %a1) { define i32 @test_x86_avx_vtestz_ps(<4 x float> %a0, <4 x float> %a1) {
; CHECK: vtestps ; CHECK: vtestps
; CHECK: sete ; CHECK: sete
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.avx.vtestz.ps(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.avx.vtestz.ps(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }
@ -2553,7 +2553,7 @@ declare i32 @llvm.x86.avx.vtestz.ps(<4 x float>, <4 x float>) nounwind readnone
define i32 @test_x86_avx_vtestz_ps_256(<8 x float> %a0, <8 x float> %a1) { define i32 @test_x86_avx_vtestz_ps_256(<8 x float> %a0, <8 x float> %a1) {
; CHECK: vtestps ; CHECK: vtestps
; CHECK: sete ; CHECK: sete
; CHECK: movzx ; CHECK: movzbl
%res = call i32 @llvm.x86.avx.vtestz.ps.256(<8 x float> %a0, <8 x float> %a1) ; <i32> [#uses=1] %res = call i32 @llvm.x86.avx.vtestz.ps.256(<8 x float> %a0, <8 x float> %a1) ; <i32> [#uses=1]
ret i32 %res ret i32 %res
} }

6
test/CodeGen/X86/bool-zext.ll
View File

@ -1,7 +1,7 @@
; RUN: llc < %s -march=x86-64 | FileCheck %s ; RUN: llc < %s -march=x86-64 | FileCheck %s
; CHECK: @bar1 ; CHECK: @bar1
; CHECK: movzx ; CHECK: movzbl
; CHECK: callq ; CHECK: callq
define void @bar1(i1 zeroext %v1) nounwind ssp { define void @bar1(i1 zeroext %v1) nounwind ssp {
entry: entry:
@ -11,7 +11,7 @@ entry:
} }
; CHECK: @bar2 ; CHECK: @bar2
; CHECK-NOT: movzx ; CHECK-NOT: movzbl
; CHECK: callq ; CHECK: callq
define void @bar2(i8 zeroext %v1) nounwind ssp { define void @bar2(i8 zeroext %v1) nounwind ssp {
entry: entry:
@ -22,7 +22,7 @@ entry:
; CHECK: @bar3 ; CHECK: @bar3
; CHECK: callq ; CHECK: callq
; CHECK-NOT: movzx ; CHECK-NOT: movzbl
; CHECK-NOT: and ; CHECK-NOT: and
; CHECK: ret ; CHECK: ret
define zeroext i1 @bar3() nounwind ssp { define zeroext i1 @bar3() nounwind ssp {

4
test/CodeGen/X86/cmov.ll
View File

@ -121,7 +121,7 @@ define i32 @test5(i32* nocapture %P) nounwind readonly {
entry: entry:
; CHECK: test5: ; CHECK: test5:
; CHECK: setg %al ; CHECK: setg %al
; CHECK: movzx %al, %eax ; CHECK: movzbl %al, %eax
; CHECK: orl $-2, %eax ; CHECK: orl $-2, %eax
; CHECK: ret ; CHECK: ret
@ -135,7 +135,7 @@ define i32 @test6(i32* nocapture %P) nounwind readonly {
entry: entry:
; CHECK: test6: ; CHECK: test6:
; CHECK: setl %al ; CHECK: setl %al
; CHECK: movzx %al, %eax ; CHECK: movzbl %al, %eax
; CHECK: leal 4(%rax,%rax,8), %eax ; CHECK: leal 4(%rax,%rax,8), %eax
; CHECK: ret ; CHECK: ret
%0 = load i32* %P, align 4 ; <i32> [#uses=1] %0 = load i32* %P, align 4 ; <i32> [#uses=1]

4
test/CodeGen/X86/cmp.ll
View File

@ -38,7 +38,7 @@ define i64 @test3(i64 %x) nounwind {
; CHECK: test3: ; CHECK: test3:
; CHECK: testq %rdi, %rdi ; CHECK: testq %rdi, %rdi
; CHECK: sete %al ; CHECK: sete %al
; CHECK: movzx %al, %eax ; CHECK: movzbl %al, %eax
; CHECK: ret ; CHECK: ret
} }
@ -49,7 +49,7 @@ define i64 @test4(i64 %x) nounwind {
; CHECK: test4: ; CHECK: test4:
; CHECK: testq %rdi, %rdi ; CHECK: testq %rdi, %rdi
; CHECK: setle %al ; CHECK: setle %al
; CHECK: movzx %al, %eax ; CHECK: movzbl %al, %eax
; CHECK: ret ; CHECK: ret
} }

4
test/CodeGen/X86/fast-isel-gep.ll
View File

@ -14,7 +14,7 @@ define i32 @test1(i32 %t3, i32* %t1) nounwind {
; X32: ret ; X32: ret
; X64: test1: ; X64: test1:
; X64: movsx %e[[A0:di|cx]], %rax ; X64: movslq %e[[A0:di|cx]], %rax
; X64: movl (%r[[A1:si|dx]],%rax,4), %eax ; X64: movl (%r[[A1:si|dx]],%rax,4), %eax
; X64: ret ; X64: ret
@ -81,7 +81,7 @@ define i64 @test5(i8* %A, i32 %I, i64 %B) nounwind {
%v11 = add i64 %B, %v10 %v11 = add i64 %B, %v10
ret i64 %v11 ret i64 %v11
; X64: test5: ; X64: test5:
; X64: movsx %e[[A1]], %rax ; X64: movslq %e[[A1]], %rax
; X64-NEXT: movq (%r[[A0]],%rax), %rax ; X64-NEXT: movq (%r[[A0]],%rax), %rax
; X64-NEXT: addq %{{rdx|r8}}, %rax ; X64-NEXT: addq %{{rdx|r8}}, %rax
; X64-NEXT: ret ; X64-NEXT: ret

2
test/CodeGen/X86/h-register-addressing-32.ll
View File

@ -1,4 +1,4 @@
; RUN: llc < %s -march=x86 | grep {movzx %\[abcd\]h,} | count 7 ; RUN: llc < %s -march=x86 | grep {movzbl %\[abcd\]h,} | count 7
; Use h-register extract and zero-extend. ; Use h-register extract and zero-extend.

6
test/CodeGen/X86/h-registers-0.ll
View File

@ -70,7 +70,7 @@ define i64 @qux64(i64 inreg %x) nounwind {
; WIN64: movzbl %ch, %eax ; WIN64: movzbl %ch, %eax
; X86-32: qux64: ; X86-32: qux64:
; X86-32: movzx %ah, %eax ; X86-32: movzbl %ah, %eax
%t0 = lshr i64 %x, 8 %t0 = lshr i64 %x, 8
%t1 = and i64 %t0, 255 %t1 = and i64 %t0, 255
ret i64 %t1 ret i64 %t1
@ -85,7 +85,7 @@ define i32 @qux32(i32 inreg %x) nounwind {
; WIN64: movzbl %ch, %eax ; WIN64: movzbl %ch, %eax
; X86-32: qux32: ; X86-32: qux32:
; X86-32: movzx %ah, %eax ; X86-32: movzbl %ah, %eax
%t0 = lshr i32 %x, 8 %t0 = lshr i32 %x, 8
%t1 = and i32 %t0, 255 %t1 = and i32 %t0, 255
ret i32 %t1 ret i32 %t1
@ -100,7 +100,7 @@ define i16 @qux16(i16 inreg %x) nounwind {
; WIN64: movzbl %ch, %eax ; WIN64: movzbl %ch, %eax
; X86-32: qux16: ; X86-32: qux16:
; X86-32: movzx %ah, %eax ; X86-32: movzbl %ah, %eax
%t0 = lshr i16 %x, 8 %t0 = lshr i16 %x, 8
ret i16 %t0 ret i16 %t0
} }

2
test/CodeGen/X86/h-registers-2.ll
View File

@ -1,5 +1,5 @@
; RUN: llc < %s -march=x86 > %t ; RUN: llc < %s -march=x86 > %t
; RUN: grep {movzx %\[abcd\]h,} %t | count 1 ; RUN: grep {movzbl %\[abcd\]h,} %t | count 1
; RUN: grep {shll \$3,} %t | count 1 ; RUN: grep {shll \$3,} %t | count 1
; Use an h register, but don't omit the explicit shift for ; Use an h register, but don't omit the explicit shift for

2
test/CodeGen/X86/inline-asm-mrv.ll
View File

@ -1,5 +1,5 @@
; PR2094 ; PR2094
; RUN: llc < %s -march=x86-64 | grep movsx ; RUN: llc < %s -march=x86-64 | grep movslq
; RUN: llc < %s -march=x86-64 | grep addps ; RUN: llc < %s -march=x86-64 | grep addps
; RUN: llc < %s -march=x86-64 | grep paddd ; RUN: llc < %s -march=x86-64 | grep paddd
; RUN: llc < %s -march=x86-64 | not grep movq ; RUN: llc < %s -march=x86-64 | not grep movq

2
test/CodeGen/X86/masked-iv-unsafe.ll
View File

@ -1,6 +1,6 @@
; RUN: llc < %s -march=x86-64 > %t ; RUN: llc < %s -march=x86-64 > %t
; RUN: grep and %t | count 6 ; RUN: grep and %t | count 6
; RUN: grep movzx %t | count 6 ; RUN: grep movzb %t | count 6
; RUN: grep sar %t | count 12 ; RUN: grep sar %t | count 12
; Don't optimize away zext-inreg and sext-inreg on the loop induction ; Don't optimize away zext-inreg and sext-inreg on the loop induction

3
test/CodeGen/X86/pr3366.ll
View File

@ -1,7 +1,6 @@
; RUN: llc < %s -march=x86 -disable-cgp-branch-opts | FileCheck %s ; RUN: llc < %s -march=x86 -disable-cgp-branch-opts | grep movzbl
; PR3366 ; PR3366
; CHECK: movzx
define void @_ada_c34002a() nounwind { define void @_ada_c34002a() nounwind {
entry: entry:
%0 = load i8* null, align 1 %0 = load i8* null, align 1

2
test/CodeGen/X86/promote-assert-zext.ll
View File

@ -7,7 +7,7 @@ target triple = "x86_64-apple-darwin11"
; ISel doesn't yet know how to eliminate this extra zero-extend. But until ; ISel doesn't yet know how to eliminate this extra zero-extend. But until
; it knows how to do so safely, it shouldn;t eliminate it. ; it knows how to do so safely, it shouldn;t eliminate it.
; CHECK: movzbl (%rdi), %eax ; CHECK: movzbl (%rdi), %eax
; CHECK: movzx %ax, %eax ; CHECK: movzwl %ax, %eax
define i64 @_ZL5matchPKtPKhiR9MatchData(i8* %tmp13) nounwind { define i64 @_ZL5matchPKtPKhiR9MatchData(i8* %tmp13) nounwind {
entry: entry:

4
test/CodeGen/X86/promote-i16.ll
View File

@ -4,8 +4,8 @@ define signext i16 @foo(i16 signext %x) nounwind {
entry: entry:
; CHECK: foo: ; CHECK: foo:
; CHECK: movzwl 4(%esp), %eax ; CHECK: movzwl 4(%esp), %eax
; CHECK: xorl $21998, %eax ; CHECK: xorl $21998, %eax
; CHECK: movsx %ax, %eax ; CHECK: movswl %ax, %eax
%0 = xor i16 %x, 21998 %0 = xor i16 %x, 21998
ret i16 %0 ret i16 %0
} }

2
test/CodeGen/X86/select.ll
View File

@ -30,7 +30,7 @@ bb91: ; preds = %bb84
ret i32 0 ret i32 0
; CHECK: test2: ; CHECK: test2:
; CHECK: movnew ; CHECK: movnew
; CHECK: movsx ; CHECK: movswl
} }
declare i1 @return_false() declare i1 @return_false()

2
test/CodeGen/X86/setcc.ll
View File

@ -8,7 +8,7 @@ define zeroext i16 @t1(i16 zeroext %x) nounwind readnone ssp {
entry: entry:
; CHECK: t1: ; CHECK: t1:
; CHECK: seta %al ; CHECK: seta %al
; CHECK: movzx %al, %eax ; CHECK: movzbl %al, %eax
; CHECK: shll $5, %eax ; CHECK: shll $5, %eax
%0 = icmp ugt i16 %x, 26 ; <i1> [#uses=1] %0 = icmp ugt i16 %x, 26 ; <i1> [#uses=1]
%iftmp.1.0 = select i1 %0, i16 32, i16 0 ; <i16> [#uses=1] %iftmp.1.0 = select i1 %0, i16 32, i16 0 ; <i16> [#uses=1]

2
test/CodeGen/X86/sext-ret-val.ll
View File

@ -1,4 +1,4 @@
; RUN: llc < %s -march=x86 | grep movzx | count 1 ; RUN: llc < %s -march=x86 | grep movzbl | count 1
; rdar://6699246 ; rdar://6699246
define signext i8 @t1(i8* %A) nounwind readnone ssp { define signext i8 @t1(i8* %A) nounwind readnone ssp {

2
test/CodeGen/X86/sext-subreg.ll
View File

@ -3,7 +3,7 @@
define i64 @t(i64 %A, i64 %B, i32* %P, i64 *%P2) nounwind { define i64 @t(i64 %A, i64 %B, i32* %P, i64 *%P2) nounwind {
; CHECK: t: ; CHECK: t:
; CHECK: movsx %e{{.*}}, %rax ; CHECK: movslq %e{{.*}}, %rax
; CHECK: movq %rax ; CHECK: movq %rax
; CHECK: movl %eax ; CHECK: movl %eax
%C = add i64 %A, %B %C = add i64 %A, %B

2
test/CodeGen/X86/shl_elim.ll
View File

@ -1,6 +1,6 @@
; RUN: llc < %s -march=x86 | grep {movl 8(.esp), %eax} ; RUN: llc < %s -march=x86 | grep {movl 8(.esp), %eax}
; RUN: llc < %s -march=x86 | grep {shrl .eax} ; RUN: llc < %s -march=x86 | grep {shrl .eax}
; RUN: llc < %s -march=x86 | grep {movsx .ax, .eax} ; RUN: llc < %s -march=x86 | grep {movswl .ax, .eax}
define i32 @test1(i64 %a) nounwind { define i32 @test1(i64 %a) nounwind {
%tmp29 = lshr i64 %a, 24 ; <i64> [#uses=1] %tmp29 = lshr i64 %a, 24 ; <i64> [#uses=1]

2
test/CodeGen/X86/umul-with-overflow.ll
View File

@ -9,6 +9,6 @@ define i1 @a(i32 %x) zeroext nounwind {
; CHECK: a: ; CHECK: a:
; CHECK: mull ; CHECK: mull
; CHECK: seto %al ; CHECK: seto %al
; CHECK: movzx %al, %eax ; CHECK: movzbl %al, %eax
; CHECK: ret ; CHECK: ret
} }

2
test/CodeGen/X86/vshift-4.ll
View File

@ -57,7 +57,7 @@ entry:
define void @shift3a(<8 x i16> %val, <8 x i16>* %dst, <8 x i16> %amt) nounwind { define void @shift3a(<8 x i16> %val, <8 x i16>* %dst, <8 x i16> %amt) nounwind {
entry: entry:
; CHECK: shift3a: ; CHECK: shift3a:
; CHECK: movzx ; CHECK: movzwl
; CHECK: psllw ; CHECK: psllw
%shamt = shufflevector <8 x i16> %amt, <8 x i16> undef, <8 x i32> <i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6> %shamt = shufflevector <8 x i16> %amt, <8 x i16> undef, <8 x i32> <i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6>
%shl = shl <8 x i16> %val, %shamt %shl = shl <8 x i16> %val, %shamt

4
test/CodeGen/X86/widen_conv-2.ll
View File

@ -1,6 +1,6 @@
; RUN: llc < %s -march=x86 -mattr=+sse42 | FileCheck %s ; RUN: llc < %s -march=x86 -mattr=+sse42 | FileCheck %s
; CHECK: movsx ; CHECK: movswl
; CHECK: movsx ; CHECK: movswl
; sign extension v2i32 to v2i16 ; sign extension v2i32 to v2i16

2
test/CodeGen/X86/x86-64-shortint.ll
View File

@ -1,4 +1,4 @@
; RUN: llc < %s | grep movsx ; RUN: llc < %s | grep movswl
target datalayout = "e-p:64:64" target datalayout = "e-p:64:64"
target triple = "x86_64-apple-darwin8" target triple = "x86_64-apple-darwin8"

52
test/MC/X86/x86-64.s
View File

@ -681,65 +681,65 @@ btq $0x01,%rdx
// CHECK: encoding: [0x48,0x0f,0xba,0xe2,0x01] // CHECK: encoding: [0x48,0x0f,0xba,0xe2,0x01]
//rdar://8017633 //rdar://8017633
// CHECK: movzx %al, %esi // CHECK: movzbl %al, %esi
// CHECK: encoding: [0x0f,0xb6,0xf0] // CHECK: encoding: [0x0f,0xb6,0xf0]
movzx %al, %esi movzx %al, %esi
// CHECK: movzx %al, %rsi // CHECK: movzbq %al, %rsi
// CHECK: encoding: [0x48,0x0f,0xb6,0xf0] // CHECK: encoding: [0x48,0x0f,0xb6,0xf0]
movzx %al, %rsi movzx %al, %rsi
// CHECK: movsx %al, %ax // CHECK: movsbw %al, %ax
// CHECK: encoding: [0x66,0x0f,0xbe,0xc0] // CHECK: encoding: [0x66,0x0f,0xbe,0xc0]
movsx %al, %ax movsx %al, %ax
// CHECK: movsx %al, %eax // CHECK: movsbl %al, %eax
// CHECK: encoding: [0x0f,0xbe,0xc0] // CHECK: encoding: [0x0f,0xbe,0xc0]
movsx %al, %eax movsx %al, %eax
// CHECK: movsx %ax, %eax // CHECK: movswl %ax, %eax
// CHECK: encoding: [0x0f,0xbf,0xc0] // CHECK: encoding: [0x0f,0xbf,0xc0]
movsx %ax, %eax movsx %ax, %eax
// CHECK: movsx %bl, %rax // CHECK: movsbq %bl, %rax
// CHECK: encoding: [0x48,0x0f,0xbe,0xc3] // CHECK: encoding: [0x48,0x0f,0xbe,0xc3]
movsx %bl, %rax movsx %bl, %rax
// CHECK: movsx %cx, %rax // CHECK: movswq %cx, %rax
// CHECK: encoding: [0x48,0x0f,0xbf,0xc1] // CHECK: encoding: [0x48,0x0f,0xbf,0xc1]
movsx %cx, %rax movsx %cx, %rax
// CHECK: movsx %edi, %rax // CHECK: movslq %edi, %rax
// CHECK: encoding: [0x48,0x63,0xc7] // CHECK: encoding: [0x48,0x63,0xc7]
movsx %edi, %rax movsx %edi, %rax
// CHECK: movzx %al, %ax // CHECK: movzbw %al, %ax
// CHECK: encoding: [0x66,0x0f,0xb6,0xc0] // CHECK: encoding: [0x66,0x0f,0xb6,0xc0]
movzx %al, %ax movzx %al, %ax
// CHECK: movzx %al, %eax // CHECK: movzbl %al, %eax
// CHECK: encoding: [0x0f,0xb6,0xc0] // CHECK: encoding: [0x0f,0xb6,0xc0]
movzx %al, %eax movzx %al, %eax
// CHECK: movzx %ax, %eax // CHECK: movzwl %ax, %eax
// CHECK: encoding: [0x0f,0xb7,0xc0] // CHECK: encoding: [0x0f,0xb7,0xc0]
movzx %ax, %eax movzx %ax, %eax
// CHECK: movzx %bl, %rax // CHECK: movzbq %bl, %rax
// CHECK: encoding: [0x48,0x0f,0xb6,0xc3] // CHECK: encoding: [0x48,0x0f,0xb6,0xc3]
movzx %bl, %rax movzx %bl, %rax
// CHECK: movzx %cx, %rax // CHECK: movzwq %cx, %rax
// CHECK: encoding: [0x48,0x0f,0xb7,0xc1] // CHECK: encoding: [0x48,0x0f,0xb7,0xc1]
movzx %cx, %rax movzx %cx, %rax
// CHECK: movsbw (%rax), %ax // CHECK: movsbw (%rax), %ax
// CHECK: encoding: [0x66,0x0f,0xbe,0x00] // CHECK: encoding: [0x66,0x0f,0xbe,0x00]
movsx (%rax), %ax movsx (%rax), %ax
// CHECK: movzbw (%rax), %ax // CHECK: movzbw (%rax), %ax
// CHECK: encoding: [0x66,0x0f,0xb6,0x00] // CHECK: encoding: [0x66,0x0f,0xb6,0x00]
movzx (%rax), %ax movzx (%rax), %ax
// rdar://7873482 // rdar://7873482