6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 19:29:31 +00:00
Code Issues Projects Releases Wiki Activity

It's setting up the call args right now, but on the callee side, it's

Browse Source 
trying to get incoming args off the stack, instead of the %i0...%i6 regs,
which is wrong.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12756 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Brian Gaeke 2004-04-07 16:41:22 +00:00
parent 9f01e8a28d
commit d54c38b2f4
4 changed files with 52 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
lib/Target/Sparc/InstSelectSimple.cpp
View File

@ -254,7 +254,18 @@ bool V8ISel::runOnFunction(Function &Fn) {
}
void V8ISel::visitCallInst(CallInst &I) {
assert (I.getNumOperands () == 1 && "Can't handle call args yet");
assert (I.getNumOperands () < 8
&& "Can't handle pushing excess call args on the stack yet");
static const unsigned IncomingArgRegs[] = { V8::O0, V8::O1, V8::O2, V8::O3,
V8::O4, V8::O5 };
for (unsigned i = 1; i < 7; ++i)
if (i < I.getNumOperands ()) {
unsigned ArgReg = getReg (I.getOperand (i));
// Schlep it over into the incoming arg register
BuildMI (BB, V8::ORrr, 2, IncomingArgRegs[i]).addReg (V8::G0)
.addReg (ArgReg);
}
unsigned DestReg = getReg (I);
BuildMI (BB, V8::CALL, 1).addPCDisp (I.getOperand (0));
if (I.getType ()->getPrimitiveID () == Type::VoidTyID)
@ -405,6 +416,7 @@ void V8ISel::visitSetCondInst(Instruction &I) {
case Instruction::SetGT:
case Instruction::SetLE:
case Instruction::SetGE:
;
}
// FIXME: We need either conditional moves like the V9 has (e.g. movge), or we

14
lib/Target/Sparc/SparcV8ISelSimple.cpp
View File

@ -254,7 +254,18 @@ bool V8ISel::runOnFunction(Function &Fn) {
}
void V8ISel::visitCallInst(CallInst &I) {
assert (I.getNumOperands () == 1 && "Can't handle call args yet");
assert (I.getNumOperands () < 8
&& "Can't handle pushing excess call args on the stack yet");
static const unsigned IncomingArgRegs[] = { V8::O0, V8::O1, V8::O2, V8::O3,
V8::O4, V8::O5 };
for (unsigned i = 1; i < 7; ++i)
if (i < I.getNumOperands ()) {
unsigned ArgReg = getReg (I.getOperand (i));
// Schlep it over into the incoming arg register
BuildMI (BB, V8::ORrr, 2, IncomingArgRegs[i]).addReg (V8::G0)
.addReg (ArgReg);
}
unsigned DestReg = getReg (I);
BuildMI (BB, V8::CALL, 1).addPCDisp (I.getOperand (0));
if (I.getType ()->getPrimitiveID () == Type::VoidTyID)
@ -405,6 +416,7 @@ void V8ISel::visitSetCondInst(Instruction &I) {
case Instruction::SetGT:
case Instruction::SetLE:
case Instruction::SetGE:
;
}
// FIXME: We need either conditional moves like the V9 has (e.g. movge), or we

14
lib/Target/SparcV8/InstSelectSimple.cpp
View File

@ -254,7 +254,18 @@ bool V8ISel::runOnFunction(Function &Fn) {
}
void V8ISel::visitCallInst(CallInst &I) {
assert (I.getNumOperands () == 1 && "Can't handle call args yet");
assert (I.getNumOperands () < 8
&& "Can't handle pushing excess call args on the stack yet");
static const unsigned IncomingArgRegs[] = { V8::O0, V8::O1, V8::O2, V8::O3,
V8::O4, V8::O5 };
for (unsigned i = 1; i < 7; ++i)
if (i < I.getNumOperands ()) {
unsigned ArgReg = getReg (I.getOperand (i));
// Schlep it over into the incoming arg register
BuildMI (BB, V8::ORrr, 2, IncomingArgRegs[i]).addReg (V8::G0)
.addReg (ArgReg);
}
unsigned DestReg = getReg (I);
BuildMI (BB, V8::CALL, 1).addPCDisp (I.getOperand (0));
if (I.getType ()->getPrimitiveID () == Type::VoidTyID)
@ -405,6 +416,7 @@ void V8ISel::visitSetCondInst(Instruction &I) {
case Instruction::SetGT:
case Instruction::SetLE:
case Instruction::SetGE:
;
}
// FIXME: We need either conditional moves like the V9 has (e.g. movge), or we

14
lib/Target/SparcV8/SparcV8ISelSimple.cpp
View File

@ -254,7 +254,18 @@ bool V8ISel::runOnFunction(Function &Fn) {
}
void V8ISel::visitCallInst(CallInst &I) {
assert (I.getNumOperands () == 1 && "Can't handle call args yet");
assert (I.getNumOperands () < 8
&& "Can't handle pushing excess call args on the stack yet");
static const unsigned IncomingArgRegs[] = { V8::O0, V8::O1, V8::O2, V8::O3,
V8::O4, V8::O5 };
for (unsigned i = 1; i < 7; ++i)
if (i < I.getNumOperands ()) {
unsigned ArgReg = getReg (I.getOperand (i));
// Schlep it over into the incoming arg register
BuildMI (BB, V8::ORrr, 2, IncomingArgRegs[i]).addReg (V8::G0)
.addReg (ArgReg);
}
unsigned DestReg = getReg (I);
BuildMI (BB, V8::CALL, 1).addPCDisp (I.getOperand (0));
if (I.getType ()->getPrimitiveID () == Type::VoidTyID)
@ -405,6 +416,7 @@ void V8ISel::visitSetCondInst(Instruction &I) {
case Instruction::SetGT:
case Instruction::SetLE:
case Instruction::SetGE:
;
}
// FIXME: We need either conditional moves like the V9 has (e.g. movge), or we