mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-25 13:24:46 +00:00
Build system infrastructure for multiple tblgens.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141266 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -1,18 +1,18 @@
|
||||
set(LLVM_TARGET_DEFINITIONS ARM.td)
|
||||
|
||||
tablegen(ARMGenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(ARMGenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(ARMGenCodeEmitter.inc -gen-emitter)
|
||||
tablegen(ARMGenMCCodeEmitter.inc -gen-emitter -mc-emitter)
|
||||
tablegen(ARMGenMCPseudoLowering.inc -gen-pseudo-lowering)
|
||||
tablegen(ARMGenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(ARMGenAsmMatcher.inc -gen-asm-matcher)
|
||||
tablegen(ARMGenDAGISel.inc -gen-dag-isel)
|
||||
tablegen(ARMGenFastISel.inc -gen-fast-isel)
|
||||
tablegen(ARMGenCallingConv.inc -gen-callingconv)
|
||||
tablegen(ARMGenSubtargetInfo.inc -gen-subtarget)
|
||||
tablegen(ARMGenEDInfo.inc -gen-enhanced-disassembly-info)
|
||||
tablegen(ARMGenDisassemblerTables.inc -gen-disassembler)
|
||||
llvm_tablegen(ARMGenRegisterInfo.inc -gen-register-info)
|
||||
llvm_tablegen(ARMGenInstrInfo.inc -gen-instr-info)
|
||||
llvm_tablegen(ARMGenCodeEmitter.inc -gen-emitter)
|
||||
llvm_tablegen(ARMGenMCCodeEmitter.inc -gen-emitter -mc-emitter)
|
||||
llvm_tablegen(ARMGenMCPseudoLowering.inc -gen-pseudo-lowering)
|
||||
llvm_tablegen(ARMGenAsmWriter.inc -gen-asm-writer)
|
||||
llvm_tablegen(ARMGenAsmMatcher.inc -gen-asm-matcher)
|
||||
llvm_tablegen(ARMGenDAGISel.inc -gen-dag-isel)
|
||||
llvm_tablegen(ARMGenFastISel.inc -gen-fast-isel)
|
||||
llvm_tablegen(ARMGenCallingConv.inc -gen-callingconv)
|
||||
llvm_tablegen(ARMGenSubtargetInfo.inc -gen-subtarget)
|
||||
llvm_tablegen(ARMGenEDInfo.inc -gen-enhanced-disassembly-info)
|
||||
llvm_tablegen(ARMGenDisassemblerTables.inc -gen-disassembler)
|
||||
add_public_tablegen_target(ARMCommonTableGen)
|
||||
|
||||
add_llvm_target(ARMCodeGen
|
||||
|
Reference in New Issue
Block a user