6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-27 15:57:13 +00:00
Code Issues Projects Releases Wiki Activity

Add implicit def / use operands to MachineInstr.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@31632 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2006-11-10 08:32:14 +00:00
parent a7ff64d608
commit e7680cef84
2 changed files with 20 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
include/llvm/CodeGen/MachineInstr.h
View File

@ -60,6 +60,7 @@ private:
MachineOperandType opType:8; // Discriminate the union.
bool IsDef : 1; // True if this is a def, false if this is a use.
bool IsImp : 1; // True if this is an implicit def or use.
/// offset - Offset to address of global or external, only valid for
/// MO_GlobalAddress, MO_ExternalSym and MO_ConstantPoolIndex
@ -78,6 +79,7 @@ public:
Op.opType = MachineOperand::MO_Immediate;
Op.contents.immedVal = Val;
Op.IsDef = false;
Op.IsImp = false;
Op.offset = 0;
return Op;
}
@ -85,6 +87,7 @@ public:
const MachineOperand &operator=(const MachineOperand &MO) {
contents = MO.contents;
IsDef = MO.IsDef;
IsImp = MO.IsImp;
opType = MO.opType;
offset = MO.offset;
return *this;
@ -173,6 +176,15 @@ public:
IsDef = true;
}
bool isImplicit() const {
assert(isRegister() && "Wrong MachineOperand accessor");
return IsImp;
}
bool setImplicit() {
assert(isRegister() && "Wrong MachineOperand accessor");
IsImp = true;
}
/// getReg - Returns the register number.
///
unsigned getReg() const {
@ -330,10 +342,11 @@ public:
/// addRegOperand - Add a register operand.
///
void addRegOperand(unsigned Reg, bool IsDef) {
MachineOperand &Op = AddNewOperand();
void addRegOperand(unsigned Reg, bool IsDef, bool IsImp = false) {
MachineOperand &Op = AddNewOperand(IsImp);
Op.opType = MachineOperand::MO_Register;
Op.IsDef = IsDef;
Op.IsImp = IsImp;
Op.contents.RegNo = Reg;
Op.offset = 0;
}
@ -415,8 +428,8 @@ public:
Operands.erase(Operands.begin()+i);
}
private:
MachineOperand &AddNewOperand() {
assert(!OperandsComplete() &&
MachineOperand &AddNewOperand(bool IsImp = false) {
assert((IsImp || !OperandsComplete()) &&
"Trying to add an operand to a machine instr that is already done!");
Operands.push_back(MachineOperand());
return Operands.back();

5
include/llvm/CodeGen/MachineInstrBuilder.h
View File

@ -33,8 +33,9 @@ public:
/// addReg - Add a new virtual register operand...
///
const MachineInstrBuilder &addReg(int RegNo, bool isDef = false) const {
MI->addRegOperand(RegNo, isDef);
const MachineInstrBuilder &addReg(int RegNo, bool isDef = false,
bool isImp = false) const {
MI->addRegOperand(RegNo, isDef, isImp);
return *this;
}