mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-17 21:29:20 +00:00
Add new intrinsic node definitions for tblgen use
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@27100 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
29e6ac620f
commit
ea93f63964
@ -311,6 +311,18 @@ def build_vector : SDNode<"ISD::BUILD_VECTOR", SDTypeProfile<1, 0, []>, []>;
|
||||
def scalar_to_vector : SDNode<"ISD::SCALAR_TO_VECTOR", SDTypeProfile<1, 1, []>,
|
||||
[]>;
|
||||
|
||||
// Nodes for intrinsics, you should use the intrinsic itself and let tblgen use
|
||||
// these internally. Don't reference these directly.
|
||||
def intrinsic_void : SDNode<"ISD::INTRINSIC",
|
||||
SDTypeProfile<0, -1, [SDTCisPtrTy<0>]>,
|
||||
[SDNPHasChain]>;
|
||||
def intrinsic_w_chain : SDNode<"ISD::INTRINSIC",
|
||||
SDTypeProfile<1, -1, [SDTCisPtrTy<1>]>,
|
||||
[SDNPHasChain]>;
|
||||
def intrinsic_wo_chain : SDNode<"ISD::INTRINSIC",
|
||||
SDTypeProfile<1, -1, [SDTCisPtrTy<1>]>, []>;
|
||||
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// Selection DAG Condition Codes
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user