mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-18 12:29:21 +00:00
Fix PR773
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@28207 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
631a19d894
commit
ec57fd91af
@ -3071,8 +3071,26 @@ SDOperand SelectionDAGLegalize::PromoteOp(SDOperand Op) {
|
||||
case ISD::FREM:
|
||||
case ISD::FCOPYSIGN:
|
||||
// These operators require that their input be fp extended.
|
||||
Tmp1 = PromoteOp(Node->getOperand(0));
|
||||
Tmp2 = PromoteOp(Node->getOperand(1));
|
||||
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
||||
case Legal:
|
||||
Tmp1 = LegalizeOp(Node->getOperand(0));
|
||||
break;
|
||||
case Promote:
|
||||
Tmp1 = PromoteOp(Node->getOperand(0));
|
||||
break;
|
||||
case Expand:
|
||||
assert(0 && "not implemented");
|
||||
}
|
||||
switch (getTypeAction(Node->getOperand(1).getValueType())) {
|
||||
case Legal:
|
||||
Tmp2 = LegalizeOp(Node->getOperand(1));
|
||||
break;
|
||||
case Promote:
|
||||
Tmp2 = PromoteOp(Node->getOperand(1));
|
||||
break;
|
||||
case Expand:
|
||||
assert(0 && "not implemented");
|
||||
}
|
||||
Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1, Tmp2);
|
||||
|
||||
// Perform FP_ROUND: this is probably overly pessimistic.
|
||||
|
Loading…
Reference in New Issue
Block a user