mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
SPARC backend: correct ICC/FCC uses for ADDX and SELECT_CC
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@123281 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
d8c120bbd3
commit
f27df33b02
@ -233,36 +233,39 @@ let Predicates = [HasNoV9] in { // Only emit these in V8 mode.
|
||||
// SELECT_CC_* - Used to implement the SELECT_CC DAG operation. Expanded after
|
||||
// instruction selection into a branch sequence. This has to handle all
|
||||
// permutations of selection between i32/f32/f64 on ICC and FCC.
|
||||
let Uses = [ICC],
|
||||
usesCustomInserter = 1 in { // Expanded after instruction selection.
|
||||
// Expanded after instruction selection.
|
||||
let Uses = [ICC], usesCustomInserter = 1 in {
|
||||
def SELECT_CC_Int_ICC
|
||||
: Pseudo<(outs IntRegs:$dst), (ins IntRegs:$T, IntRegs:$F, i32imm:$Cond),
|
||||
"; SELECT_CC_Int_ICC PSEUDO!",
|
||||
[(set IntRegs:$dst, (SPselecticc IntRegs:$T, IntRegs:$F,
|
||||
imm:$Cond))]>;
|
||||
def SELECT_CC_Int_FCC
|
||||
: Pseudo<(outs IntRegs:$dst), (ins IntRegs:$T, IntRegs:$F, i32imm:$Cond),
|
||||
"; SELECT_CC_Int_FCC PSEUDO!",
|
||||
[(set IntRegs:$dst, (SPselectfcc IntRegs:$T, IntRegs:$F,
|
||||
imm:$Cond))]>;
|
||||
}
|
||||
|
||||
let usesCustomInserter = 1, Uses = [FCC] in {
|
||||
def SELECT_CC_FP_ICC
|
||||
: Pseudo<(outs FPRegs:$dst), (ins FPRegs:$T, FPRegs:$F, i32imm:$Cond),
|
||||
"; SELECT_CC_FP_ICC PSEUDO!",
|
||||
[(set FPRegs:$dst, (SPselecticc FPRegs:$T, FPRegs:$F,
|
||||
imm:$Cond))]>;
|
||||
def SELECT_CC_FP_FCC
|
||||
: Pseudo<(outs FPRegs:$dst), (ins FPRegs:$T, FPRegs:$F, i32imm:$Cond),
|
||||
"; SELECT_CC_FP_FCC PSEUDO!",
|
||||
[(set FPRegs:$dst, (SPselectfcc FPRegs:$T, FPRegs:$F,
|
||||
imm:$Cond))]>;
|
||||
|
||||
def SELECT_CC_DFP_ICC
|
||||
: Pseudo<(outs DFPRegs:$dst), (ins DFPRegs:$T, DFPRegs:$F, i32imm:$Cond),
|
||||
"; SELECT_CC_DFP_ICC PSEUDO!",
|
||||
[(set DFPRegs:$dst, (SPselecticc DFPRegs:$T, DFPRegs:$F,
|
||||
imm:$Cond))]>;
|
||||
}
|
||||
|
||||
let usesCustomInserter = 1, Uses = [FCC] in {
|
||||
|
||||
def SELECT_CC_Int_FCC
|
||||
: Pseudo<(outs IntRegs:$dst), (ins IntRegs:$T, IntRegs:$F, i32imm:$Cond),
|
||||
"; SELECT_CC_Int_FCC PSEUDO!",
|
||||
[(set IntRegs:$dst, (SPselectfcc IntRegs:$T, IntRegs:$F,
|
||||
imm:$Cond))]>;
|
||||
|
||||
def SELECT_CC_FP_FCC
|
||||
: Pseudo<(outs FPRegs:$dst), (ins FPRegs:$T, FPRegs:$F, i32imm:$Cond),
|
||||
"; SELECT_CC_FP_FCC PSEUDO!",
|
||||
[(set FPRegs:$dst, (SPselectfcc FPRegs:$T, FPRegs:$F,
|
||||
imm:$Cond))]>;
|
||||
def SELECT_CC_DFP_FCC
|
||||
: Pseudo<(outs DFPRegs:$dst), (ins DFPRegs:$T, DFPRegs:$F, i32imm:$Cond),
|
||||
"; SELECT_CC_DFP_FCC PSEUDO!",
|
||||
@ -440,7 +443,8 @@ def LEA_ADDri : F3_2<2, 0b000000,
|
||||
let Defs = [ICC] in
|
||||
defm ADDCC : F3_12<"addcc", 0b010000, addc>;
|
||||
|
||||
defm ADDX : F3_12<"addx", 0b001000, adde>;
|
||||
let Uses = [ICC] in
|
||||
defm ADDX : F3_12<"addx", 0b001000, adde>;
|
||||
|
||||
// Section B.15 - Subtract Instructions, p. 110
|
||||
defm SUB : F3_12 <"sub" , 0b000100, sub>;
|
||||
|
76
test/CodeGen/SPARC/2011-01-11-CC.ll
Executable file
76
test/CodeGen/SPARC/2011-01-11-CC.ll
Executable file
@ -0,0 +1,76 @@
|
||||
; RUN: llc -march=sparc <%s | FileCheck %s
|
||||
|
||||
|
||||
define i32 @test_addx(i64 %a, i64 %b, i64 %c) nounwind readnone noinline {
|
||||
entry:
|
||||
; CHECK: addcc
|
||||
; CHECK-NOT: subcc
|
||||
; CHECK: addx
|
||||
%0 = add i64 %a, %b
|
||||
%1 = icmp ugt i64 %0, %c
|
||||
%2 = zext i1 %1 to i32
|
||||
ret i32 %2
|
||||
}
|
||||
|
||||
|
||||
define i32 @test_select_int_icc(i32 %a, i32 %b, i32 %c) nounwind readnone noinline {
|
||||
entry:
|
||||
; CHECK: test_select_int_icc
|
||||
; CHECK: subcc
|
||||
; CHECK: be
|
||||
%0 = icmp eq i32 %a, 0
|
||||
%1 = select i1 %0, i32 %b, i32 %c
|
||||
ret i32 %1
|
||||
}
|
||||
|
||||
|
||||
define float @test_select_fp_icc(i32 %a, float %f1, float %f2) nounwind readnone noinline {
|
||||
entry:
|
||||
; CHECK: test_select_fp_icc
|
||||
; CHECK: subcc
|
||||
; CHECK: be
|
||||
%0 = icmp eq i32 %a, 0
|
||||
%1 = select i1 %0, float %f1, float %f2
|
||||
ret float %1
|
||||
}
|
||||
|
||||
define double @test_select_dfp_icc(i32 %a, double %f1, double %f2) nounwind readnone noinline {
|
||||
entry:
|
||||
; CHECK: test_select_fp_icc
|
||||
; CHECK: subcc
|
||||
; CHECK: be
|
||||
%0 = icmp eq i32 %a, 0
|
||||
%1 = select i1 %0, double %f1, double %f2
|
||||
ret double %1
|
||||
}
|
||||
|
||||
define i32 @test_select_int_fcc(float %f, i32 %a, i32 %b) nounwind readnone noinline {
|
||||
entry:
|
||||
;CHECK: test_select_int_fcc
|
||||
;CHECK: fcmps
|
||||
;CHECK: fbne
|
||||
%0 = fcmp une float %f, 0.000000e+00
|
||||
%a.b = select i1 %0, i32 %a, i32 %b
|
||||
ret i32 %a.b
|
||||
}
|
||||
|
||||
|
||||
define float @test_select_fp_fcc(float %f, float %f1, float %f2) nounwind readnone noinline {
|
||||
entry:
|
||||
;CHECK: test_select_fp_fcc
|
||||
;CHECK: fcmps
|
||||
;CHECK: fbne
|
||||
%0 = fcmp une float %f, 0.000000e+00
|
||||
%1 = select i1 %0, float %f1, float %f2
|
||||
ret float %1
|
||||
}
|
||||
|
||||
define double @test_select_dfp_fcc(double %f, double %f1, double %f2) nounwind readnone noinline {
|
||||
entry:
|
||||
;CHECK: test_select_dfp_fcc
|
||||
;CHECK: fcmpd
|
||||
;CHECK: fbne
|
||||
%0 = fcmp une double %f, 0.000000e+00
|
||||
%1 = select i1 %0, double %f1, double %f2
|
||||
ret double %1
|
||||
}
|
Loading…
Reference in New Issue
Block a user