mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-23 02:29:18 +00:00
Fix assert(0) conversion, as suggested by Chris.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@75423 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
614be08dd6
commit
f36892335b
@ -1132,10 +1132,10 @@ void IfConverter::PredicateBlock(BBInfo &BBI,
|
||||
if (TII->isPredicated(I))
|
||||
continue;
|
||||
if (!TII->PredicateInstruction(I, Cond)) {
|
||||
std::string msg;
|
||||
raw_string_ostream Msg(msg);
|
||||
Msg << "Unable to predicate " << *I << "!";
|
||||
llvm_report_error(Msg.str());
|
||||
#ifndef NDEBUG
|
||||
cerr << "Unable to predicate " << *I << "!\n";
|
||||
#endif
|
||||
llvm_unreachable();
|
||||
}
|
||||
}
|
||||
|
||||
@ -1168,10 +1168,10 @@ void IfConverter::CopyAndPredicateBlock(BBInfo &ToBBI, BBInfo &FromBBI,
|
||||
|
||||
if (!isPredicated)
|
||||
if (!TII->PredicateInstruction(MI, Cond)) {
|
||||
std::string msg;
|
||||
raw_string_ostream Msg(msg);
|
||||
Msg << "Unable to predicate " << *MI << "!";
|
||||
llvm_report_error(Msg.str());
|
||||
#ifndef NDEBUG
|
||||
cerr << "Unable to predicate " << *I << "!\n";
|
||||
#endif
|
||||
llvm_unreachable();
|
||||
}
|
||||
}
|
||||
|
||||
|
@ -1035,10 +1035,7 @@ bool PreAllocSplitting::SplitRegLiveInterval(LiveInterval *LI) {
|
||||
CurrLI->FindLiveRangeContaining(LIs->getUseIndex(BarrierIdx));
|
||||
VNInfo *ValNo = LR->valno;
|
||||
|
||||
if (ValNo->isUnused()) {
|
||||
// Defined by a dead def? How can this be?
|
||||
LLVM_UNREACHABLE("Val# is defined by a dead def?");
|
||||
}
|
||||
assert(!ValNo->isUnused() && "Val# is defined by a dead def?");
|
||||
|
||||
MachineInstr *DefMI = ValNo->isDefAccurate()
|
||||
? LIs->getInstructionFromIndex(ValNo->def) : NULL;
|
||||
|
@ -459,9 +459,8 @@ unsigned RegScavenger::scavengeRegister(const TargetRegisterClass *RC,
|
||||
Reg = Candidates.find_next(Reg);
|
||||
}
|
||||
|
||||
if (ScavengedReg != 0) {
|
||||
LLVM_UNREACHABLE("Scavenger slot is live, unable to scavenge another register!");
|
||||
}
|
||||
assert(ScavengedReg == 0 &&
|
||||
"Scavenger slot is live, unable to scavenge another register!");
|
||||
|
||||
// Spill the scavenged register before I.
|
||||
TII->storeRegToStackSlot(*MBB, I, SReg, true, ScavengingFrameIndex, RC);
|
||||
|
@ -152,9 +152,12 @@ namespace llvm {
|
||||
// basic blocks, and the scheduler passes ownership of it to this method.
|
||||
MachineBasicBlock *TargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI,
|
||||
MachineBasicBlock *MBB) const {
|
||||
llvm_report_error("If a target marks an instruction with "
|
||||
"'usesCustomDAGSchedInserter', it must implement "
|
||||
"TargetLowering::EmitInstrWithCustomInserter!");
|
||||
#ifndef NDEBUG
|
||||
cerr << "If a target marks an instruction with "
|
||||
"'usesCustomDAGSchedInserter', it must implement "
|
||||
"TargetLowering::EmitInstrWithCustomInserter!";
|
||||
#endif
|
||||
llvm_unreachable();
|
||||
return 0;
|
||||
}
|
||||
|
||||
@ -831,8 +834,8 @@ void SelectionDAGISel::SelectAllBasicBlocks(Function &Fn,
|
||||
cerr << "FastISel miss: ";
|
||||
BI->dump();
|
||||
}
|
||||
if (EnableFastISelAbort)
|
||||
LLVM_UNREACHABLE("FastISel didn't handle a PHI in a successor");
|
||||
assert(!EnableFastISelAbort &&
|
||||
"FastISel didn't handle a PHI in a successor");
|
||||
break;
|
||||
}
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user