6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 20:29:48 +00:00
Code Issues Projects Releases Wiki Activity

Generate a code emitter for PowerPC as well, this will be used in the JIT.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15578 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Misha Brukman 2004-08-09 17:24:32 +00:00
parent 4ad7d1bee7
commit f588548a86
1 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/PowerPC/Makefile
View File

@ -15,7 +15,7 @@ TARGET = PowerPC
# Make sure that tblgen is run, first thing. # Make sure that tblgen is run, first thing.
$(SourceDepend): PowerPCGenRegisterInfo.h.inc PowerPCGenRegisterNames.inc \ $(SourceDepend): PowerPCGenRegisterInfo.h.inc PowerPCGenRegisterNames.inc \
PowerPCGenRegisterInfo.inc PowerPCGenInstrNames.inc \ PowerPCGenRegisterInfo.inc PowerPCGenInstrNames.inc \
PowerPCGenInstrInfo.inc PowerPCGenInstrInfo.inc PowerPCGenCodeEmitter.inc
TDFILES = $(SourceDir)/$(TARGET).td $(wildcard $(SourceDir)/*.td) \ TDFILES = $(SourceDir)/$(TARGET).td $(wildcard $(SourceDir)/*.td) \
$(SourceDir)/../Target.td $(SourceDir)/../Target.td
@ -40,5 +40,9 @@ $(TARGET)GenInstrInfo.inc:: $(TDFILES) $(TBLGEN)
@echo "Building $(TARGET).td instruction information with tblgen" @echo "Building $(TARGET).td instruction information with tblgen"
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-desc -o $@ $(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-desc -o $@
$(TARGET)GenCodeEmitter.inc:: $(TDFILES) $(TBLGEN)
@echo "Building $(TARGET).td code emitter"
$(VERB) $(TBLGEN) -I $(SourceDir) $< -gen-emitter -o $@
clean:: clean::
$(VERB) rm -f *.inc $(VERB) rm -f *.inc