6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-07 12:35:41 +00:00
Code Issues Projects Releases Wiki Activity

ptx: clean up branch code a bit

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128405 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Che-Liang Chiou 2011-03-28 10:23:13 +00:00
parent 282fdd381a
commit fb4a8344b6
3 changed files with 17 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/PTX/PTXISelLowering.cpp
View File

@ -56,8 +56,6 @@ SDValue PTXTargetLowering::LowerOperation(SDValue Op, SelectionDAG &DAG) const {
llvm_unreachable("Unimplemented operand"); llvm_unreachable("Unimplemented operand");
case ISD::GlobalAddress: case ISD::GlobalAddress:
return LowerGlobalAddress(Op, DAG); return LowerGlobalAddress(Op, DAG);
case ISD::BRCOND:
return LowerGlobalAddress(Op, DAG);
} }
} }

24
lib/Target/PTX/PTXInstrInfo.cpp
View File

@ -247,11 +247,15 @@ AnalyzeBranch(MachineBasicBlock &MBB,
} }
unsigned PTXInstrInfo::RemoveBranch(MachineBasicBlock &MBB) const { unsigned PTXInstrInfo::RemoveBranch(MachineBasicBlock &MBB) const {
unsigned count; unsigned count = 0;
for (count = 0; IsAnyKindOfBranch(MBB.back()); ++count) while (!MBB.empty())
MBB.pop_back(); if (IsAnyKindOfBranch(MBB.back())) {
MBB.pop_back();
++count;
} else
break;
DEBUG(dbgs() << "RemoveBranch: MBB: " << MBB.getName().str() << "\n"); DEBUG(dbgs() << "RemoveBranch: MBB: " << MBB.getName().str() << "\n");
DEBUG(dbgs() << "RemoveBranch: count: " << count << "\n"); DEBUG(dbgs() << "RemoveBranch: remove " << count << " branch inst\n");
return count; return count;
} }
@ -262,12 +266,12 @@ InsertBranch(MachineBasicBlock &MBB,
const SmallVectorImpl<MachineOperand> &Cond, const SmallVectorImpl<MachineOperand> &Cond,
DebugLoc DL) const { DebugLoc DL) const {
DEBUG(dbgs() << "InsertBranch: MBB: " << MBB.getName().str() << "\n"); DEBUG(dbgs() << "InsertBranch: MBB: " << MBB.getName().str() << "\n");
DEBUG(if (TBB) dbgs() << "InsertBranch: TBB: " DEBUG(if (TBB) dbgs() << "InsertBranch: TBB: " << TBB->getName().str()
<< TBB->getName().str() << "\n"; << "\n";
else dbgs() << "InsertBranch: TBB: (NULL)\n"); else dbgs() << "InsertBranch: TBB: (NULL)\n");
DEBUG(if (FBB) dbgs() << "InsertBranch: FBB: " DEBUG(if (FBB) dbgs() << "InsertBranch: FBB: " << FBB->getName().str()
<< FBB->getName().str() << "\n"; << "\n";
else dbgs() << "InsertBranch: FBB: (NULL)\n"); else dbgs() << "InsertBranch: FBB: (NULL)\n");
DEBUG(dbgs() << "InsertBranch: Cond size: " << Cond.size() << "\n"); DEBUG(dbgs() << "InsertBranch: Cond size: " << Cond.size() << "\n");
assert(TBB && "TBB is NULL"); assert(TBB && "TBB is NULL");

7
lib/Target/PTX/PTXInstrInfo.td
View File

@ -618,12 +618,11 @@ let isBranch = 1, isTerminator = 1, isBarrier = 1 in {
} }
let isBranch = 1, isTerminator = 1 in { let isBranch = 1, isTerminator = 1 in {
// FIXME: should be able to write a pattern for brcond, but can't use // FIXME: The pattern part is blank because I cannot (or do not yet know
// a two-value operand where a dag node expects two operands. :( // how to) use the first operand of PredicateOperand (a Preds register) here
// NOTE: ARM & PowerPC backend also report the same problem
def BRAdp def BRAdp
: InstPTX<(outs), (ins brtarget:$d), "bra\t$d", : InstPTX<(outs), (ins brtarget:$d), "bra\t$d",
[/*(brcond bb:$d, Preds:$p, i32imm:$c)*/]>; [/*(brcond pred:$_p, bb:$d)*/]>;
} }
let isReturn = 1, isTerminator = 1, isBarrier = 1 in { let isReturn = 1, isTerminator = 1, isBarrier = 1 in {