mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-23 17:29:19 +00:00
[ARM] Add earlyclobber constraint to pre/post-indexed ARM STRH instructions.
The post-indexed instructions were missing the constraint, causing unpredictable STRH instructions to be emitted. The earlyclobber constraint on the pre-indexed STR instructions is not strictly necessary, as the instruction selection for pre-indexed STR instructions goes through an additional layer of pseudo instructions which have the constraint defined, however it doesn't hurt to specify the constraint directly on the pre-indexed instructions as well, since at some point someone might create instances of them programmatically and then the constraint is definitely needed. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@213729 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
a6425604c2
commit
fbf7b85869
@ -2830,7 +2830,8 @@ def STRH_preidx: ARMPseudoInst<(outs GPR:$Rn_wb),
|
||||
def STRH_PRE : AI3ldstidx<0b1011, 0, 1, (outs GPR:$Rn_wb),
|
||||
(ins GPR:$Rt, addrmode3_pre:$addr), IndexModePre,
|
||||
StMiscFrm, IIC_iStore_bh_ru,
|
||||
"strh", "\t$Rt, $addr!", "$addr.base = $Rn_wb", []> {
|
||||
"strh", "\t$Rt, $addr!",
|
||||
"$addr.base = $Rn_wb,@earlyclobber $Rn_wb", []> {
|
||||
bits<14> addr;
|
||||
let Inst{23} = addr{8}; // U bit
|
||||
let Inst{22} = addr{13}; // 1 == imm8, 0 == Rm
|
||||
@ -2843,7 +2844,8 @@ def STRH_PRE : AI3ldstidx<0b1011, 0, 1, (outs GPR:$Rn_wb),
|
||||
def STRH_POST : AI3ldstidx<0b1011, 0, 0, (outs GPR:$Rn_wb),
|
||||
(ins GPR:$Rt, addr_offset_none:$addr, am3offset:$offset),
|
||||
IndexModePost, StMiscFrm, IIC_iStore_bh_ru,
|
||||
"strh", "\t$Rt, $addr, $offset", "$addr.base = $Rn_wb",
|
||||
"strh", "\t$Rt, $addr, $offset",
|
||||
"$addr.base = $Rn_wb,@earlyclobber $Rn_wb",
|
||||
[(set GPR:$Rn_wb, (post_truncsti16 GPR:$Rt,
|
||||
addr_offset_none:$addr,
|
||||
am3offset:$offset))]> {
|
||||
|
@ -4,10 +4,20 @@
|
||||
; e.g. str r0, [r0], #4
|
||||
|
||||
define i32* @earlyclobber-str-post(i32* %addr) nounwind {
|
||||
; CHECK: earlyclobber-str-post
|
||||
; CHECK-LABEL: earlyclobber-str-post
|
||||
; CHECK-NOT: str r[[REG:[0-9]+]], [r[[REG]]], #4
|
||||
%val = ptrtoint i32* %addr to i32
|
||||
store i32 %val, i32* %addr
|
||||
%new = getelementptr i32* %addr, i32 1
|
||||
ret i32* %new
|
||||
}
|
||||
|
||||
define i16* @earlyclobber-strh-post(i16* %addr) nounwind {
|
||||
; CHECK-LABEL: earlyclobber-strh-post
|
||||
; CHECK-NOT: strh r[[REG:[0-9]+]], [r[[REG]]], #2
|
||||
%val = ptrtoint i16* %addr to i32
|
||||
%tr = trunc i32 %val to i16
|
||||
store i16 %tr, i16* %addr
|
||||
%new = getelementptr i16* %addr, i32 1
|
||||
ret i16* %new
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user