mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-18 12:29:21 +00:00
hum, writing on one machine, testing on another...
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@19844 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
0298118cbb
commit
fc16691925
@ -665,10 +665,11 @@ unsigned ISel::SelectExpr(SDOperand N) {
|
||||
// the ops are expanded into special library calls with
|
||||
// special calling conventions
|
||||
switch(N.getOpcode()) {
|
||||
case UREM: Opc = Alpha::REMQU; break;
|
||||
case SREM: Opc = Alpha::REMQ; break;
|
||||
case UDIV: Opc = Alpha::DIVQU; break;
|
||||
case SDIV: Opc = Alpha::DIVQ; break;
|
||||
case ISD::UREM: Opc = Alpha::REMQU; break;
|
||||
case ISD::SREM: Opc = Alpha::REMQ; break;
|
||||
case ISD::UDIV: Opc = Alpha::DIVQU; break;
|
||||
case ISD::SDIV: Opc = Alpha::DIVQ; break;
|
||||
};
|
||||
Tmp1 = SelectExpr(N.getOperand(0));
|
||||
Tmp2 = SelectExpr(N.getOperand(1));
|
||||
BuildMI(BB, Opc, 2, Result).addReg(Tmp1).addReg(Tmp2);
|
||||
|
Loading…
Reference in New Issue
Block a user