6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-18 12:29:21 +00:00
Code Issues Projects Releases Wiki Activity

hum, writing on one machine, testing on another...

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@19844 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Andrew Lenharth 2005-01-26 02:53:56 +00:00
parent 0298118cbb
commit fc16691925
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
lib/Target/Alpha/AlphaISelPattern.cpp
View File

@ -665,10 +665,11 @@ unsigned ISel::SelectExpr(SDOperand N) {
// the ops are expanded into special library calls with
// special calling conventions
switch(N.getOpcode()) {
case UREM: Opc = Alpha::REMQU; break;
case SREM: Opc = Alpha::REMQ; break;
case UDIV: Opc = Alpha::DIVQU; break;
case SDIV: Opc = Alpha::DIVQ; break;
case ISD::UREM: Opc = Alpha::REMQU; break;
case ISD::SREM: Opc = Alpha::REMQ; break;
case ISD::UDIV: Opc = Alpha::DIVQU; break;
case ISD::SDIV: Opc = Alpha::DIVQ; break;
};
Tmp1 = SelectExpr(N.getOperand(0));
Tmp2 = SelectExpr(N.getOperand(1));
BuildMI(BB, Opc, 2, Result).addReg(Tmp1).addReg(Tmp2);