mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-28 06:29:45 +00:00
Don't read PreRegAlloc before it is initialized.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@150286 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
f06dfa7860
commit
fd3d4cf0ef
@ -311,12 +311,6 @@ static bool LoopIsOuterMostWithPredecessor(MachineLoop *CurLoop) {
|
||||
}
|
||||
|
||||
bool MachineLICM::runOnMachineFunction(MachineFunction &MF) {
|
||||
if (PreRegAlloc)
|
||||
DEBUG(dbgs() << "******** Pre-regalloc Machine LICM: ");
|
||||
else
|
||||
DEBUG(dbgs() << "******** Post-regalloc Machine LICM: ");
|
||||
DEBUG(dbgs() << MF.getFunction()->getName() << " ********\n");
|
||||
|
||||
Changed = FirstInLoop = false;
|
||||
TM = &MF.getTarget();
|
||||
TII = TM->getInstrInfo();
|
||||
@ -328,6 +322,12 @@ bool MachineLICM::runOnMachineFunction(MachineFunction &MF) {
|
||||
|
||||
PreRegAlloc = MRI->isSSA();
|
||||
|
||||
if (PreRegAlloc)
|
||||
DEBUG(dbgs() << "******** Pre-regalloc Machine LICM: ");
|
||||
else
|
||||
DEBUG(dbgs() << "******** Post-regalloc Machine LICM: ");
|
||||
DEBUG(dbgs() << MF.getFunction()->getName() << " ********\n");
|
||||
|
||||
if (PreRegAlloc) {
|
||||
// Estimate register pressure during pre-regalloc pass.
|
||||
unsigned NumRC = TRI->getNumRegClasses();
|
||||
|
Loading…
Reference in New Issue
Block a user