6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 20:29:48 +00:00
Code Issues Projects Releases Wiki Activity
80,805 Commits 39 Branches 0 Tags 277 MiB
9ebfbf8b9f
Commit Graph

5 Commits

Author SHA1 Message Date
Sirish Pande
ab7955b9ce Optimize redundant sign extends and negation of predicates. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@150606 91177308-0d34-0410-b5e6-96231b3b80d8
 2012-02-15 18:52:27 +00:00
Eric Christopher
eddd6abdde Revert "Optimize redundant sign extends and negation of predicates" 
as it's breaking the build.

This reverts commit 11241abca5.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@150604 91177308-0d34-0410-b5e6-96231b3b80d8
 2012-02-15 18:32:25 +00:00
Sirish Pande
11241abca5 Optimize redundant sign extends and negation of predicates 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@150601 91177308-0d34-0410-b5e6-96231b3b80d8
 2012-02-15 18:22:18 +00:00
Brendon Cahoon
c635ebdb1a Use TSFlag bit to describe instruction properties. 
Creating the isPredicated TSFlag enables the code
to use the property defined in the instruction format
instead of using a large switch statement.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@150078 91177308-0d34-0410-b5e6-96231b3b80d8
 2012-02-08 18:25:47 +00:00
Tony Linthicum
b4b54153ad Hexagon backend support 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146412 91177308-0d34-0410-b5e6-96231b3b80d8
 2011-12-12 21:14:40 +00:00