mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2026-04-19 08:35:45 +00:00
Hans Wennborg
d0702afadf
------------------------------------------------------------------------ r243638 | vkalintiris | 2015-07-30 05:39:33 -0700 (Thu, 30 Jul 2015) | 12 lines [mips][FastISel] Remove hidden mips-fast-isel option. Summary: This hidden option would disable code generation through FastISel by default. It was removed from the available options and from the Fast-ISel tests that required it in order to run the tests. Reviewers: dsanders Subscribers: qcolombet, llvm-commits Differential Revision: http://reviews.llvm.org/D11610 ------------------------------------------------------------------------ ------------------------------------------------------------------------ r243640 | vkalintiris | 2015-07-30 06:13:09 -0700 (Thu, 30 Jul 2015) | 5 lines [mips] Fix out-of-date debug information in test file. Update the debug info in the check-lines because the change in r243638 introduced a constant initialization before the prologue's end as part of a register spill. ------------------------------------------------------------------------ git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_37@243650 91177308-0d34-0410-b5e6-96231b3b80d8
36 lines
1.0 KiB
LLVM
36 lines
1.0 KiB
LLVM
; RUN: llc -march=mipsel -relocation-model=pic -O0 -fast-isel-abort=1 -mcpu=mips32r2 \
|
|
; RUN: < %s | FileCheck %s
|
|
; RUN: llc -march=mipsel -relocation-model=pic -O0 -fast-isel-abort=1 -mcpu=mips32 \
|
|
; RUN: < %s | FileCheck %s
|
|
|
|
|
|
@f = global float 0x40D6E83280000000, align 4
|
|
@d = global double 0x4132D68780000000, align 8
|
|
@i_f = common global i32 0, align 4
|
|
@i_d = common global i32 0, align 4
|
|
@.str = private unnamed_addr constant [5 x i8] c"%i \0A\00", align 1
|
|
|
|
; Function Attrs: nounwind
|
|
define void @ifv() {
|
|
entry:
|
|
; CHECK-LABEL: .ent ifv
|
|
%0 = load float, float* @f, align 4
|
|
%conv = fptosi float %0 to i32
|
|
; CHECK: trunc.w.s $f[[REG:[0-9]+]], $f{{[0-9]+}}
|
|
; CHECK: mfc1 ${{[0-9]+}}, $f[[REG]]
|
|
store i32 %conv, i32* @i_f, align 4
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: nounwind
|
|
define void @idv() {
|
|
entry:
|
|
; CHECK-LABEL: .ent idv
|
|
%0 = load double, double* @d, align 8
|
|
%conv = fptosi double %0 to i32
|
|
; CHECK: trunc.w.d $f[[REG:[0-9]+]], $f{{[0-9]+}}
|
|
; CHECK: mfc1 ${{[0-9]+}}, $f[[REG]]
|
|
store i32 %conv, i32* @i_d, align 4
|
|
ret void
|
|
}
|