mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-10 22:55:57 +00:00
2e80991a77
This fixes PEI as previously described, but correctly handles the case where
the instruction defining the virtual register to be scavenged is the first in
the block. Arnold provided me with a bugpoint-reduced test case, but even that
seems too large to use as a regression test. If I'm successful in cleaning it
up then I'll commit that as well.
Original commit message:
This change fixes a bug that I introduced in r178058. After a register is
scavenged using one of the available spills slots the instruction defining the
virtual register needs to be moved to after the spill code. The scavenger has
already processed the defining instruction so that registers killed by that
instruction are available for definition in that same instruction. Unfortunately,
after this, the scavenger needs to iterate through the spill code and then
visit, again, the instruction that defines the now-scavenged register. In order
to avoid confusion, the register scavenger needs the ability to 'back up'
through the spill code so that it can again process the instructions in the
appropriate order. Prior to this fix, once the scavenger reached the
just-moved instruction, it would assert if it killed any registers because,
having already processed the instruction, it believed they were undefined.
Unfortunately, I don't yet have a small test case. Thanks to Pranav Bhandarkar
for diagnosing the problem and testing this fix.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@178919 91177308-0d34-0410-b5e6-96231b3b80d8
|
||
|---|---|---|
| .. | ||
| PBQP | ||
| Analysis.h | ||
| AsmPrinter.h | ||
| CalcSpillWeights.h | ||
| CallingConvLower.h | ||
| CommandFlags.h | ||
| DAGCombine.h | ||
| DFAPacketizer.h | ||
| EdgeBundles.h | ||
| FastISel.h | ||
| FunctionLoweringInfo.h | ||
| GCMetadata.h | ||
| GCMetadataPrinter.h | ||
| GCs.h | ||
| GCStrategy.h | ||
| IntrinsicLowering.h | ||
| ISDOpcodes.h | ||
| JITCodeEmitter.h | ||
| LatencyPriorityQueue.h | ||
| LexicalScopes.h | ||
| LinkAllAsmWriterComponents.h | ||
| LinkAllCodegenComponents.h | ||
| LiveInterval.h | ||
| LiveIntervalAnalysis.h | ||
| LiveIntervalUnion.h | ||
| LiveRangeEdit.h | ||
| LiveRegMatrix.h | ||
| LiveStackAnalysis.h | ||
| LiveVariables.h | ||
| MachineBasicBlock.h | ||
| MachineBlockFrequencyInfo.h | ||
| MachineBranchProbabilityInfo.h | ||
| MachineCodeEmitter.h | ||
| MachineCodeInfo.h | ||
| MachineConstantPool.h | ||
| MachineDominators.h | ||
| MachineFrameInfo.h | ||
| MachineFunction.h | ||
| MachineFunctionAnalysis.h | ||
| MachineFunctionPass.h | ||
| MachineInstr.h | ||
| MachineInstrBuilder.h | ||
| MachineInstrBundle.h | ||
| MachineJumpTableInfo.h | ||
| MachineLoopInfo.h | ||
| MachineMemOperand.h | ||
| MachineModuleInfo.h | ||
| MachineModuleInfoImpls.h | ||
| MachineOperand.h | ||
| MachinePassRegistry.h | ||
| MachinePostDominators.h | ||
| MachineRegisterInfo.h | ||
| MachineRelocation.h | ||
| MachineScheduler.h | ||
| MachineSSAUpdater.h | ||
| MachineTraceMetrics.h | ||
| MachORelocation.h | ||
| Passes.h | ||
| PseudoSourceValue.h | ||
| RegAllocPBQP.h | ||
| RegAllocRegistry.h | ||
| RegisterClassInfo.h | ||
| RegisterPressure.h | ||
| RegisterScavenging.h | ||
| ResourcePriorityQueue.h | ||
| RuntimeLibcalls.h | ||
| ScheduleDAG.h | ||
| ScheduleDAGInstrs.h | ||
| ScheduleDFS.h | ||
| ScheduleHazardRecognizer.h | ||
| SchedulerRegistry.h | ||
| ScoreboardHazardRecognizer.h | ||
| SelectionDAG.h | ||
| SelectionDAGISel.h | ||
| SelectionDAGNodes.h | ||
| SlotIndexes.h | ||
| TargetLoweringObjectFileImpl.h | ||
| TargetSchedule.h | ||
| ValueTypes.h | ||
| ValueTypes.td | ||
| VirtRegMap.h | ||