Hao Liu 1296bb3ba6 [AArch64]Add missing floating point convert, round and misc intrinsics. ...

E.g. int64x1_t vcvt_s64_f64(float64x1_t a) -> FCVTZS Dd, Dn


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@196210 91177308-0d34-0410-b5e6-96231b3b80d8

2013-12-03 06:06:55 +00:00

..

AArch64

[AArch64]Add missing floating point convert, round and misc intrinsics.

2013-12-03 06:06:55 +00:00

ARM

ARM: decide whether to use movw/movt based on "minsize" attribute.

2013-12-02 14:46:26 +00:00

CPP

…

Generic

Revert r195317 (and r195333), "Teach ISel not to optimize 'optnone' functions."

2013-11-21 10:55:15 +00:00

Hexagon

Debug Info: update testing cases to specify the debug info version number.

2013-11-22 21:49:45 +00:00

Inputs

Debug Info: update testing cases to specify the debug info version number.

2013-11-22 21:49:45 +00:00

Mips

[mips][msa] MSA loads and stores have a 10-bit offset. Account for this when lowering FrameIndex.

2013-11-30 13:47:57 +00:00

MSP430

…

NVPTX

…

PowerPC

Convert a PPC test from grep to FileCheck

2013-11-30 20:04:33 +00:00

R600

R600: Workaround for cayman loop bug

2013-12-02 17:29:37 +00:00

SPARC

[Sparc] Emit large negative adjustments to SP/FP with sethi+xor instead of sethi+or. This generates correct code for both sparc32 and sparc64.

2013-11-24 20:23:25 +00:00

SystemZ

[SystemZ] Fix incorrect use of RISBG for a zero-extended right shift

2013-11-26 10:53:16 +00:00

Thumb

Use FileCheck and expand the test a bit.

2013-11-27 19:22:14 +00:00

Thumb2

…

X86

Also test the created stubs on 32 bits.

2013-12-01 21:24:30 +00:00

XCore

XCore target: Make handling of large frames not dependent upon an FP.

2013-12-02 11:05:28 +00:00